Skip to content

Actions: chipsalliance/Surelog

Actions

yosys-systemverilog-plugin

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
yosys-plugin.yml
36 workflow run results
36 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Merge pull request #3786 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1538: Commit 60bb437 pushed by alaindargelas
July 30, 2023 23:19 46m 12s master
master
July 30, 2023 23:19 46m 12s
rggen support yosys-systemverilog-plugin #1537: Pull request #3786 opened by alaindargelas
July 30, 2023 23:19 46m 53s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
July 30, 2023 23:19 46m 53s
Merge pull request #3785 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1536: Commit ca31fb5 pushed by alaindargelas
July 30, 2023 20:24 45m 13s master
master
July 30, 2023 20:24 45m 13s
log update yosys-systemverilog-plugin #1535: Pull request #3785 opened by alaindargelas
July 30, 2023 20:24 47m 31s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
July 30, 2023 20:24 47m 31s
Merge pull request #3784 from Apotell/parsetree yosys-systemverilog-plugin #1534: Commit 46378a3 pushed by alaindargelas
July 29, 2023 18:18 45m 52s master
master
July 29, 2023 18:18 45m 52s
Update to generated listeners for preprocessor & parser yosys-systemverilog-plugin #1533: Pull request #3784 opened by hs-apotell
July 29, 2023 09:49 43m 43s Apotell:parsetree
Apotell:parsetree
July 29, 2023 09:49 43m 43s
Merge pull request #3783 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1532: Commit 3f72a8c pushed by alaindargelas
July 29, 2023 05:10 44m 40s master
master
July 29, 2023 05:10 44m 40s
Update version yosys-systemverilog-plugin #1531: Pull request #3783 opened by alaindargelas
July 29, 2023 05:10 43m 56s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
July 29, 2023 05:10 43m 56s
Merge pull request #3782 from alainmarcel/master yosys-systemverilog-plugin #1530: Commit cd74fce pushed by alaindargelas
July 29, 2023 05:03 45m 50s master
master
July 29, 2023 05:03 45m 50s
Rsd design typespec fix yosys-systemverilog-plugin #1529: Pull request #3782 opened by alaindargelas
July 29, 2023 05:03 45m 26s alainmarcel:master
alainmarcel:master
July 29, 2023 05:03 45m 26s
Merge pull request #3781 from alainmarcel/rm_flatbuffer yosys-systemverilog-plugin #1528: Commit 343d800 pushed by alaindargelas
July 28, 2023 06:39 48m 25s master
master
July 28, 2023 06:39 48m 25s
Removed third_party/flatbuffers yosys-systemverilog-plugin #1527: Pull request #3781 opened by alaindargelas
July 28, 2023 05:31 44m 34s alainmarcel:rm_flatbuffer
alainmarcel:rm_flatbuffer
July 28, 2023 05:31 44m 34s
Merge pull request #3780 from Apotell/fb yosys-systemverilog-plugin #1526: Commit 9bbff4c pushed by alaindargelas
July 28, 2023 05:13 8m 0s master
master
July 28, 2023 05:13 8m 0s
Merge pull request #3779 from Apotell/Issue#3755 yosys-systemverilog-plugin #1525: Commit b38213f pushed by alaindargelas
July 28, 2023 05:03 18m 8s master
master
July 28, 2023 05:03 18m 8s
Issue #65: Deprecate flatbuffers in favor of Cap'n'Proto yosys-systemverilog-plugin #1524: Pull request #3780 opened by hs-apotell
July 28, 2023 03:39 53m 55s Apotell:fb
Apotell:fb
July 28, 2023 03:39 53m 55s
Issue #3755: Move non-vendored workflow out of main yosys-systemverilog-plugin #1523: Pull request #3779 opened by hs-apotell
July 28, 2023 00:02 46m 35s Apotell:Issue#3755
Apotell:Issue#3755
July 28, 2023 00:02 46m 35s
Prototype implementation to bring preprocessor directives into parse tree yosys-systemverilog-plugin #1522: Pull request #3778 opened by hs-apotell
July 27, 2023 10:42 7m 19s Apotell:preproc2
Apotell:preproc2
July 27, 2023 10:42 7m 19s
Merge pull request #3777 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1521: Commit 62baaaa pushed by alaindargelas
July 26, 2023 19:24 45m 6s master
master
July 26, 2023 19:24 45m 6s
all package reduce bug yosys-systemverilog-plugin #1520: Pull request #3777 opened by alaindargelas
July 26, 2023 19:24 46m 52s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
July 26, 2023 19:24 46m 52s
Issue #3770: Prototype implementation to bring preprocessor directives into parse tree yosys-systemverilog-plugin #1519: Pull request #3775 opened by hs-apotell
July 26, 2023 09:40 45m 37s Apotell:preproc
Apotell:preproc
July 26, 2023 09:40 45m 37s
Merge pull request #3774 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1518: Commit 36bb605 pushed by alaindargelas
July 26, 2023 05:13 45m 51s master
master
July 26, 2023 05:13 45m 51s
non-elab package reduction bug yosys-systemverilog-plugin #1517: Pull request #3774 opened by alaindargelas
July 26, 2023 05:13 45m 22s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
July 26, 2023 05:13 45m 22s
Merge pull request #3773 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1516: Commit 97b37de pushed by alaindargelas
July 26, 2023 04:52 47m 39s master
master
July 26, 2023 04:52 47m 39s
gen_for and forearch implicit var type yosys-systemverilog-plugin #1515: Pull request #3773 opened by alaindargelas
July 26, 2023 04:52 45m 11s alainmarcel:alainmarcel-patch-1
alainmarcel:alainmarcel-patch-1
July 26, 2023 04:52 45m 11s
Merge pull request #3769 from alainmarcel/alainmarcel-patch-1 yosys-systemverilog-plugin #1514: Commit 47e050b pushed by alaindargelas
July 22, 2023 17:29 46m 14s master
master
July 22, 2023 17:29 46m 14s