v0.7.0
Bug fixes in triggering logic:
- Fix floating external trigger input for master RP
- Fix client timeout for large samplesPerStep during master trigger off
New calibration option allows limiting of maximum and minimum signal strength as [-1, ..., 1] of output strength
Add version tracking of FPGA image and warnings to client if non-matching versions are detected.