Linting to pass pre-commit

riscv · Sep 5, 2024 · e00bd5f · e00bd5f
1 parent dd8aa6d
commit e00bd5f
Show file tree

Hide file tree

Showing 4 changed files with 55 additions and 64 deletions.
diff --git a/minutes/20200428-Fast-Interrupts-minutes.txt b/minutes/20200428-Fast-Interrupts-minutes.txt
@@ -38,8 +38,3 @@ Consensus was that this needs clarification on how this will work.
 The original motiviation was to provide a software interrupt that was higher
 fixed priority than timer but lower than other interrupts. The group
 is considering dropping this, but needs further discussion.
-
-
-
-
-
diff --git a/minutes/20200512-Fast-Interrupts-minutes.txt b/minutes/20200512-Fast-Interrupts-minutes.txt
@@ -39,6 +39,3 @@ The group decided we need a logic diagram of the configurable
 level/edge input to help resolve questions around specification of
 what happens when edge/level configuration is changed during
 operation.
-
-
-
diff --git a/src/clic.adoc b/src/clic.adoc
@@ -3046,4 +3046,4 @@ ID Interrupt
 
 [BiiN] Interrupt preemption, checking pending interrupts before returning, adjusting current priority level (modpc). Chapter 12. Interrupts http://bitsavers.org/pdf/biin/BiiN_CPU_Architecture_Reference_Man_Jul88.pdf
 
-[WE_32100] Intermediate context switching. Chapter 4.4.1 Context Switching Strategy http://www.bitsavers.org/pdf/westernElectric/WE_32100_Microprocessor_Information_Manual_Jan85.pdf
+[WE_32100] Intermediate context switching. Chapter 4.4.1 Context Switching Strategy http://www.bitsavers.org/pdf/westernElectric/WE_32100_Microprocessor_Information_Manual_Jan85.pdf