Skip to content

Issues: openhwgroup/cva6

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

197 Open 868 Closed
197 Open 868 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

[BUG] Result of riscv_unaligned_load_store_test is inconsistent Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2645 opened Dec 3, 2024 by valentinThomazic
1 task done
1
CVXIF : commit_valid asserted more than 1 clk cycle PARAM:CVXIF CVXIF Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2630 opened Nov 25, 2024 by AyoubJalali
1 task done
@Gchauvon
9
[BUG] spike : Update CVXIF instruction Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2626 opened Nov 21, 2024 by AyoubJalali
1 task done
@zchamski
Out of date URL in CSR DV Plan Component:Doc For issues in the Documentation (e.g. for README.md files) Component:Verif For issues in the verification environment or test cases (e.g. for testbench, C code, etc.) Good First Issue Good first issue to work on if you want to contribute Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2625 opened Nov 21, 2024 by MikeOpenHWGroup
@ASintzoff
1
[BUG] Return address prediction failed Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2620 opened Nov 20, 2024 by AEzzejjari
1 task done
@JeanRochCoulon @ASintzoff
1
[BUG] Boot Linux on Spike Failed Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2610 opened Nov 18, 2024 by jason23g
1 task done
[TASK] Fix riscv-tests with virtual memory on tandem CV64A6 Part: 64bits configuration notCV32A65X It is not an CV32A65X issue
#2605 opened Nov 15, 2024 by valentinThomazic
1 task done
[BUG] <title> riscv-test with virtual memory enabled fails on target cv64a6_imafdc_sv39_hpdcache in write-back mode notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2603 opened Nov 15, 2024 by Bill94l
1 task done
@cfuguet
2
[BUG] Missed case operator range notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2591 opened Nov 8, 2024 by likeamahoney
1 task done
1
[BUG] Delay in enforcing PMP rules leading to attacker can read 128bits of data in PMP region Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2567 opened Oct 25, 2024 by riscv914
1 task done
[BUG] Writing to the cache line of current executing instructions will crash the processor Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2566 opened Oct 25, 2024 by riscv914
1 task done
timing loop warning when synthesis Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2557 opened Oct 21, 2024 by hhhsiang
1 task done
[BUG] RVFI agent & tandem mode simulation performance degradation Component:SpikeTandem Issue that impacts Spike Tandem operation CV32A60AX Part: Application configuration (former "step1") Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2556 opened Oct 17, 2024 by AnouarZajni
1 task done
@zchamski
[BUG] error when synthesis Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2544 opened Oct 14, 2024 by hhhsiang
1 task done
5
[BUG] <Error in Makefile> Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2542 opened Oct 11, 2024 by Hasan0712
1 task done
1
Error generating fpga bitsream Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2535 opened Oct 7, 2024 by daksith
1 task done
4
[BUG] VERILATOR_INSTALL_DIR is not set proprely in setup-env.sh Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2534 opened Oct 7, 2024 by Mabdalshakour
1 task done
@valentinThomazic
1
[BUG] Spike tandem simulation not working as expected with the Verilator Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2526 opened Oct 4, 2024 by jason23g
1 task done
5
Lockstep co-simulation
#2510 opened Sep 24, 2024 by jason23g
5
[BUG] Jump to Misaligned Address Fails to Trigger Exception Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2505 opened Sep 22, 2024 by riscv914
1 task done
@ASintzoff
1
[BUG] Improper setting of fcsr flag after executing feq.s on an invalid NaN-boxed value notCV32A65X It is not an CV32A65X issue PARAM:FPU Issue depends on the FPU parameter Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2504 opened Sep 20, 2024 by riscv914
1 task done
2
[BUG] : mip.MSIP and mie.MSIE are read-only zeros CV32A65X Part: Embedded configuration Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2500 opened Sep 12, 2024 by AyoubJalali
1 task done
@JeanRochCoulon @ASintzoff
6
assertion failed for bresp
#2497 opened Sep 9, 2024 by dvusingh
@AEzzejjari
5
Ariane bitstream generation issue notCV32A65X It is not an CV32A65X issue Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2492 opened Sep 4, 2024 by HajraKamran
1 task done
1
CVA6 synthesis Type:Bug For bugs in the RTL, Documentation, Verification environment or Tool and Build system
#2487 opened Aug 31, 2024 by hhhsiang
1 task done
8
ProTip! Adding no:label will show everything without a label.