Skip to content

Commit

Permalink
[test] pipe isVector for float write(1 cycle for IntToFP).
Browse files Browse the repository at this point in the history
  • Loading branch information
qinjun-li committed Aug 25, 2024
1 parent 8ad8ece commit df115fe
Showing 1 changed file with 2 additions and 1 deletion.
3 changes: 2 additions & 1 deletion t1rocketemu/src/TestBench.scala
Original file line number Diff line number Diff line change
Expand Up @@ -198,10 +198,11 @@ class TestBench(generator: SerializableModuleGenerator[T1RocketTile, T1RocketTil
fpuParameter.fLen,
fpuParameter.minFLen
)))
val isVectorForLLWrite = RegNext(rocketProbe.isVector, false.B)

fpToIEEE.io.clock := clock
fpToIEEE.io.reset := reset
fpToIEEE.io.in.valid := fpu.pipeWrite.rfWen || (fpu.loadOrVectorWrite.rfWen && !rocketProbe.isVector)
fpToIEEE.io.in.valid := fpu.pipeWrite.rfWen || (fpu.loadOrVectorWrite.rfWen && !isVectorForLLWrite)
fpToIEEE.io.in.bits.data := Mux(fpu.pipeWrite.rfWen, fpu.pipeWrite.rfWdata, fpu.loadOrVectorWrite.rfWdata)
fpToIEEE.io.in.bits.typeTag := Mux(fpu.pipeWrite.rfWen, fpu.pipeWrite.rfWtypeTag, fpu.loadOrVectorWrite.rfWtypeTag)

Expand Down

0 comments on commit df115fe

Please sign in to comment.