Skip to content

Pull requests: chipsalliance/t1

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

fix early end of t1rocketemu
#834 opened Nov 6, 2024 by Clo91eaf Loading…
[ci] add --impure flag to verilator CI
#833 opened Nov 6, 2024 by unlsycn Loading…
Elaborate all configs
#828 opened Nov 3, 2024 by sequencer Loading…
[nix] lvgl init at 9.2.1
#819 opened Oct 28, 2024 by SharzyL Loading…
[rtl] refactor mask unit.
#788 opened Sep 20, 2024 by qinjun-li Loading…
Add evaluation cases
#782 opened Sep 13, 2024 by SharzyL Loading…
[nix] add sail riscv model builder
#780 opened Sep 12, 2024 by Avimitin Loading…
fpu decode
#749 opened Aug 27, 2024 by qinjun-li Loading…
support zvk
#731 opened Aug 19, 2024 by Lucas-Wye Loading…
Fix spike trap
#727 opened Aug 16, 2024 by PorterLu Loading…
Add OM for VRF
#721 opened Aug 13, 2024 by sequencer Loading…
[drawio] update drawio.
#701 opened Aug 4, 2024 by qinjun-li Loading…
[rtl] add probe for write queue enq.
#670 opened Jul 8, 2024 by qinjun-li Loading…
tl -> axi in lsu
#622 opened Jun 5, 2024 by qinjun-li Loading…
[GSOC] [cases] Zvbb Smoke Test
#610 opened May 26, 2024 by SyedHassanUlHaq Loading…
nix: add graalvm 21.0.2
#544 opened Apr 25, 2024 by SharzyL Loading…
playground for PnR flow. PD-Lane-DBG Ask T1-Inhouse Flow to Run Physical Design for Lane with ungroup option
#534 opened Apr 20, 2024 by sequencer Draft
add mmm testcases
#435 opened Jan 31, 2024 by SharzyL Draft
ProTip! Exclude everything labeled bug with -label:bug.