Skip to content

Commit

Permalink
[rocketv] change icache axi width blockBytes -> fetchBytes.
Browse files Browse the repository at this point in the history
  • Loading branch information
qinjun-li committed Nov 18, 2024
1 parent fb6ecc7 commit 92c439c
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion rocketv/src/ICache.scala
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ case class ICacheParameter(
val hasUncorrekoctable: Boolean = itimBaseAddr.nonEmpty && dataCode.canDetect
val isDM: Boolean = nWays == 1
// axi data with
val rowBits: Int = blockBytes * 8
val rowBits: Int = fetchBytes * 8
val refillCycles: Int = blockBytes * 8 / rowBits
val blockOffBits: Int = log2Up(blockBytes)
val idxBits: Int = log2Up(nSets)
Expand Down

0 comments on commit 92c439c

Please sign in to comment.