[designs] change blastoise vlen to 512b

Signed-off-by: Avimitin <[email protected]>
chipsalliance · Oct 12, 2024 · 615e105 · 615e105
1 parent beba206
commit 615e105
Show file tree

Hide file tree

Showing 4 changed files with 5 additions and 5 deletions.
diff --git a/designs/org.chipsalliance.t1.elaborator.t1.T1.toml b/designs/org.chipsalliance.t1.elaborator.t1.T1.toml
@@ -2,7 +2,7 @@
 [rookidee]
 cmdopt = "--dLen 128 --extensions zvl512b --extensions zve32x --vrfBankSize 2 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
 [blastoise]
-cmdopt = "--dLen 256 --extensions zvl2048b --extensions zve32f --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
+cmdopt = "--dLen 256 --extensions zvl512b --extensions zve32f --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
 
 # Physcial Design Benchmark
 ## VLEN from 128 to 64K

diff --git a/designs/org.chipsalliance.t1.elaborator.t1emu.Testbench.toml b/designs/org.chipsalliance.t1.elaborator.t1emu.Testbench.toml
@@ -1,4 +1,4 @@
 [rookidee]
 cmdopt = "--dLen 128 --extensions zvl512b --extensions zve32x --vrfBankSize 2 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
 [blastoise]
-cmdopt = "--dLen 256 --extensions zvl2048b --extensions zve32f --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
+cmdopt = "--dLen 256 --extensions zvl512b --extensions zve32f --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
diff --git a/designs/org.chipsalliance.t1.elaborator.t1rocket.T1RocketTile.toml b/designs/org.chipsalliance.t1.elaborator.t1rocket.T1RocketTile.toml
@@ -1,7 +1,7 @@
 [rookidee]
 cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 128 --instructionSets zvl512b --instructionSets zve32x --vrfBankSize 2 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
 [blastoise]
-cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 256 --instructionSets zvl2048b --instructionSets zve32x --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
+cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 256 --instructionSets zvl512b --instructionSets zve32x --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
 
 [physical_design_case_0]
 cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 128 --instructionSets zvl128b --instructionSets zve32x --vrfBankSize 4 --vrfRamType p0rw --vfuInstantiateParameter minimal"
@@ -64,4 +64,4 @@ cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c
 [physical_design_case_27]
 cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 128 --instructionSets zvl512b --instructionSets zve32f --vrfBankSize 1 --vrfRamType p0rw --vfuInstantiateParameter large"
 [physical_design_case_28]
-cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 128 --instructionSets zvl512b --instructionSets zve32f --vrfBankSize 1 --vrfRamType p0rw --vfuInstantiateParameter huge"
+cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 128 --instructionSets zvl512b --instructionSets zve32f --vrfBankSize 1 --vrfRamType p0rw --vfuInstantiateParameter huge"
diff --git a/designs/org.chipsalliance.t1.elaborator.t1rocketemu.T1RocketTile.toml b/designs/org.chipsalliance.t1.elaborator.t1rocketemu.T1RocketTile.toml
@@ -1,4 +1,4 @@
 [rookidee]
 cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --instructionSets zve32x --instructionSets zvl512b --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 128 --vrfBankSize 2 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
 [blastoise]
-cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --instructionSets zve32x --instructionSets zvl2048b --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 256 --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"
+cmdopt = "--instructionSets rv32_i --instructionSets rv_a --instructionSets rv_c --instructionSets rv_v --instructionSets zve32x --instructionSets zvl512b --cacheBlockBytes 32 --nPMPs 8 --cacheable 80000000-ffffffff --sideEffects 00000000-1fffffff --dcacheNSets 64 --dcacheNWays 4 --dcacheRowBits 32 --iCacheNSets 32 --iCacheNWays 4 --iCachePrefetch false --dLen 256 --vrfBankSize 4 --vrfRamType p0rwp1rw --vfuInstantiateParameter small"