T1Emu Verilator Daily Regression

T1Emu Verilator Daily Regression #161

Sign in to view logs

Triggered via schedule December 25, 2024 22:32

sequencer

master

Status Success

Total duration 5m 16s

Artifacts –

verilator.yml

on: schedule

Generate test plan

Matrix: Build Verilator Emulators

Matrix: Build verilator trace emulators

Prepare for running testcases

Matrix: Run testcases

Report CI result