Skip to content

timing debug

timing debug #1187

Triggered via pull request December 25, 2024 06:16
Status Success
Total duration 13m 36s
Artifacts

trace.yml

on: pull_request
[T1EMU] Generate test plan
22s
[T1EMU] Generate test plan
[T1ROCKETEMU] Generate test plan
21s
[T1ROCKETEMU] Generate test plan
Matrix: [T1EMU] Build VCS trace emulators
Matrix: [T1EMU] Build VCS trace emulators
Fit to window
Zoom out
Zoom in