- 3D Mesh
- 3D Mesh with router shifted to the center
- 3D Concentrated Mesh
- 3D Butterfly Fat Tree
-
Use any of the .py files to generate the floorplan files(.flp) for any topology. Parameters concerning the number of cores per layer and number of layers can be edited within the script. A corresponding power trace (.ptrace) file will also be generated.
Note: To view a generated floorplan after running any .py script
./tofig.pl .flp | fig2dev -L ps | ps2pdf - .pdf -
Edit any one of the layer configuration (NoC_x.lcf) files based on the number of layers generated from the python script as follows:
Silicon_layer_0.flp
Thermal_interface_layer_0.flp
Silicon_layer_1.flp
Thermal_interface_layer_1.flp
.
.
Silicon_layer_n.flp
Thermal_Interface_Material.flp (Heat Sink) -
To run the Hotspot Simulation
./hotspot -c hotspot.config -f <any .flp filename>.flp -p .ptrace -steady_file <min/max/avg/center>.steady -model_type grid -detailed_3D on -grid_layer_file .lcf -grid_map_mode <min/max/avg/center> -grid_steady_file <min/max/avg/center>.grid.steady
Note: Ensure min/max/avg/center remains consistent across all filenames inorder to avoid confusion during experimentation
-
To generate graphs of router temperatures after completing the simulation, run the following in the exact specified order:
- python simplify.py
- python routerplot.py
- python plotstats.py
Caution: The output filename within routerplot.py and input filename within plotstats.py should match
-
To Generate thermal heatmaps after completing the simulation, run:
./grid_thermal_map.pl <.flip filename> <min/max/avg/center>.grid.steady > <min/max/avg/center>.svg
In case you use this repository for your own research, kindly cite the following articles from SPARK Lab, NITK Surathkal:
- Accurate Power and Latency Analysis of a Through-Silicon Via(TSV)
- Thermal Aware Design for Through-Silicon Via (TSV) based 3D Network-on-Chip (NoC) Architectures
Also cite the following supporting articles:
- Differentiating the roles of IR measurement and simulation for power and temperature-aware design
- ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration
- SPEC CPU2000: measuring CPU performance in the New Millennium
- Ujjwal Pasupulety (Final Year Undergraduate, Dept. of Information Technology, NITK Surathkal)
- Bheemappa Halavar (Phd Scholar, Dept. of Computer Science and Engineering, NITK Surathkal)
- Basavaraj Talawar (Assisstant Professor, Dept. of Computer Science and Engineering, NITK Surathkal)