Add support for multiple CS pin for SDRAM controller #1
run-tests.yml
on: push
compile
2m 2s
idslplugin-test
0s
idslpayload-test
0s
core-test
0s
core-formal
0s
sim-test
0s
tester-test
0s
tester-formal
0s
lib-test
0s
lib-formal
0s
scaladoc
0s
Annotations
1 error
compile
Process completed with exit code 1.
|