Skip to content

Actions: LainChip/SpinalHDL

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
6 workflow runs
6 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Use CSn as extended banking bits, to speed up memory access Push scaladoc on gh-pages #3: Commit d4d2735 pushed by gmlayer0
December 21, 2023 04:20 2m 59s dev
dev
December 21, 2023 04:20 2m 59s
Use CSn as extended banking bits, to speed up memory access Run tests #3: Commit d4d2735 pushed by gmlayer0
December 21, 2023 04:20 19m 45s dev
dev
December 21, 2023 04:20 19m 45s
Add support for multiple CS pin for SDRAM controller Run tests #2: Commit c3e2bd3 pushed by gmlayer0
December 20, 2023 15:08 19m 28s dev
dev
December 20, 2023 15:08 19m 28s
Add support for multiple CS pin for SDRAM controller Push scaladoc on gh-pages #2: Commit c3e2bd3 pushed by gmlayer0
December 20, 2023 15:08 3m 3s dev
dev
December 20, 2023 15:08 3m 3s
Add support for multiple CS pin for SDRAM controller Run tests #1: Commit b806244 pushed by gmlayer0
December 20, 2023 13:19 2m 17s dev
dev
December 20, 2023 13:19 2m 17s
Add support for multiple CS pin for SDRAM controller Push scaladoc on gh-pages #1: Commit b806244 pushed by gmlayer0
December 20, 2023 13:19 1m 54s dev
dev
December 20, 2023 13:19 1m 54s