Skip to content
View xiaolei-cheng's full-sized avatar

Block or report xiaolei-cheng

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. pipelined-zanpu pipelined-zanpu Public

    Forked from zan-pu/pipelined-zanpu

    A classic implementation of a classic five stage RISC pipeline CPU.

    Verilog

  2. dl_accelerator dl_accelerator Public

    Forked from SingularityKChen/dl_accelerator

    Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions

    Scala

  3. firrtl firrtl Public

    Forked from chipsalliance/firrtl

    Flexible Intermediate Representation for RTL

    Scala

  4. chisel chisel Public

    Forked from chipsalliance/chisel

    Chisel: A Modern Hardware Design Language

    Scala

  5. mill mill Public

    Forked from com-lihaoyi/mill

    Your shiny new Java/Scala build tool!

    Scala

  6. chiselmill chiselmill Public

    Forked from kevinliutong/chiselmill

    Scala