Skip to content

Commit

Permalink
dts: coronet: added index and speed parameters in mv6 struct
Browse files Browse the repository at this point in the history 
Signed-off-by: Joacim Zetterling <[email protected]>
  • Loading branch information
@joazet
joazet committed Dec 7, 2023
1 parent 0e55ed0 commit ca71382
Show file tree
Hide file tree
Showing 3 changed files with 80 additions and 80 deletions.
48 changes: 24 additions & 24 deletions dts/include/coronet/a12-cpu.dtsi
View file
Original file line number Diff line number Diff line change
Expand Up @@ -43,23 +43,23 @@
};
};

mv6_port(0, "ethX2" , &aphy0, "gmii");
mv6_port(1, "ethX12", &aphy1, "gmii");
mv6_port(2, "ethX8" , &aphy2, "gmii");
mv6_port(3, "ethX4" , &aphy3, "gmii");
mv6_port(4, "ethX3" , &aphy4, "gmii");
mv6_port(0, 0, "ethX2" , &aphy0, "gmii");
mv6_port(1, 1, "ethX12", &aphy1, "gmii");
mv6_port(2, 2, "ethX8" , &aphy2, "gmii");
mv6_port(3, 3, "ethX4" , &aphy3, "gmii");
mv6_port(4, 4, "ethX3" , &aphy4, "gmii");
};

mdio {
#address-cells = <0x1>;
#size-cells = <0x0>;
interrupt-parent = <&agate>;

aphy0: mv6_phy(0);
aphy1: mv6_phy(1);
aphy2: mv6_phy(2);
aphy3: mv6_phy(3);
aphy4: mv6_phy(4);
aphy0: mv6_phy(0, 1000);
aphy1: mv6_phy(1, 1000);
aphy2: mv6_phy(2, 1000);
aphy3: mv6_phy(3, 1000);
aphy4: mv6_phy(4, 1000);
};
};

Expand Down Expand Up @@ -91,27 +91,27 @@
};
};

mv6_port(0, "ethX1" , &ophy0, "mii");
mv6_port(1, "ethX5" , &ophy1, "mii");
mv6_port(2, "ethX6" , &ophy2, "mii");
mv6_port(3, "ethX7" , &ophy3, "mii");
mv6_port(4, "ethX9" , &ophy4, "mii");
mv6_port(5, "ethX10", &ophy5, "mii");
mv6_port(6, "ethX11", &ophy6, "mii");
mv6_port(0, 0, "ethX1" , &ophy0, "mii");
mv6_port(1, 1, "ethX5" , &ophy1, "mii");
mv6_port(2, 2, "ethX6" , &ophy2, "mii");
mv6_port(3, 3, "ethX7" , &ophy3, "mii");
mv6_port(4, 4, "ethX9" , &ophy4, "mii");
mv6_port(5, 5, "ethX10", &ophy5, "mii");
mv6_port(6, 6, "ethX11", &ophy6, "mii");
};

mdio {
#address-cells = <1>;
#size-cells = <0>;
interrupt-parent = <&opal>;

ophy0: mv6_phy(0);
ophy1: mv6_phy(1);
ophy2: mv6_phy(2);
ophy3: mv6_phy(3);
ophy4: mv6_phy(4);
ophy5: mv6_phy(5);
ophy6: mv6_phy(6);
ophy0: mv6_phy(0, 100);
ophy1: mv6_phy(1, 100);
ophy2: mv6_phy(2, 100);
ophy3: mv6_phy(3, 100);
ophy4: mv6_phy(4, 100);
ophy5: mv6_phy(5, 100);
ophy6: mv6_phy(6, 100);
};
};
};
80 changes: 40 additions & 40 deletions dts/include/coronet/a20-cpu.dtsi
View file
Original file line number Diff line number Diff line change
Expand Up @@ -55,21 +55,21 @@
};
};

mv6_port(0, "ethX6" , &aphy0, "gmii");
mv6_port(1, "ethX7" , &aphy1, "gmii");
mv6_port(2, "ethX14", &aphy2, "gmii");
mv6_port(3, "ethX8" , &aphy3, "gmii");
mv6_port(0, 0, "ethX6" , &aphy0, "gmii");
mv6_port(1, 1, "ethX7" , &aphy1, "gmii");
mv6_port(2, 2, "ethX14", &aphy2, "gmii");
mv6_port(3, 3, "ethX8" , &aphy3, "gmii");
};

mdio {
#address-cells = <0x1>;
#size-cells = <0x0>;
interrupt-parent = <&agate>;

aphy0: mv6_phy(0);
aphy1: mv6_phy(1);
aphy2: mv6_phy(2);
aphy3: mv6_phy(3);
aphy0: mv6_phy(0, 100);
aphy1: mv6_phy(1, 100);
aphy2: mv6_phy(2, 100);
aphy3: mv6_phy(3, 100);
};
};

Expand Down Expand Up @@ -101,29 +101,29 @@
};
};

mv6_port(0, "ethX5" , &o1phy0, "mii");
mv6_port(1, "ethX11", &o1phy1, "mii");
mv6_port(2, "ethX12", &o1phy2, "mii");
mv6_port(3, "ethX13", &o1phy3, "mii");
mv6_port(4, "ethX17", &o1phy4, "mii");
mv6_port(5, "ethX18", &o1phy5, "mii");
mv6_port(6, "ethX19", &o1phy6, "mii");
mv6_port(7, "ethX20", &o1phy7, "mii");
mv6_port(0, 0, "ethX5" , &o1phy0, "mii");
mv6_port(1, 1, "ethX11", &o1phy1, "mii");
mv6_port(2, 2, "ethX12", &o1phy2, "mii");
mv6_port(3, 3, "ethX13", &o1phy3, "mii");
mv6_port(4, 4, "ethX17", &o1phy4, "mii");
mv6_port(5, 5, "ethX18", &o1phy5, "mii");
mv6_port(6, 6, "ethX19", &o1phy6, "mii");
mv6_port(7, 7, "ethX20", &o1phy7, "mii");
};

mdio {
#address-cells = <1>;
#size-cells = <0>;
interrupt-parent = <&opal1>;

o1phy0: mv6_phy(0);
o1phy1: mv6_phy(1);
o1phy2: mv6_phy(2);
o1phy3: mv6_phy(3);
o1phy4: mv6_phy(4);
o1phy5: mv6_phy(5);
o1phy6: mv6_phy(6);
o1phy7: mv6_phy(7);
o1phy0: mv6_phy(0, 100);
o1phy1: mv6_phy(1, 100);
o1phy2: mv6_phy(2, 100);
o1phy3: mv6_phy(3, 100);
o1phy4: mv6_phy(4, 100);
o1phy5: mv6_phy(5, 100);
o1phy6: mv6_phy(6, 100);
o1phy7: mv6_phy(7, 100);
};
};

Expand Down Expand Up @@ -155,29 +155,29 @@
};
};

mv6_port(0, "ethX2" , &o2phy0, "mii");
mv6_port(1, "ethX4" , &o2phy1, "mii");
mv6_port(2, "ethX1" , &o2phy2, "mii");
mv6_port(3, "ethX3" , &o2phy3, "mii");
mv6_port(4, "ethX10", &o2phy4, "mii");
mv6_port(5, "ethX9" , &o2phy5, "mii");
mv6_port(6, "ethX15", &o2phy6, "mii");
mv6_port(7, "ethX16", &o2phy7, "mii");
mv6_port(0, 0, "ethX2" , &o2phy0, "mii");
mv6_port(1, 1, "ethX4" , &o2phy1, "mii");
mv6_port(2, 2, "ethX1" , &o2phy2, "mii");
mv6_port(3, 3, "ethX3" , &o2phy3, "mii");
mv6_port(4, 4, "ethX10", &o2phy4, "mii");
mv6_port(5, 5, "ethX9" , &o2phy5, "mii");
mv6_port(6, 6, "ethX15", &o2phy6, "mii");
mv6_port(7, 7, "ethX16", &o2phy7, "mii");
};

mdio {
#address-cells = <1>;
#size-cells = <0>;
interrupt-parent = <&opal2>;

o2phy0: mv6_phy(0);
o2phy1: mv6_phy(1);
o2phy2: mv6_phy(2);
o2phy3: mv6_phy(3);
o2phy4: mv6_phy(4);
o2phy5: mv6_phy(5);
o2phy6: mv6_phy(6);
o2phy7: mv6_phy(7);
o2phy0: mv6_phy(0, 100);
o2phy1: mv6_phy(1, 100);
o2phy2: mv6_phy(2, 100);
o2phy3: mv6_phy(3, 100);
o2phy4: mv6_phy(4, 100);
o2phy5: mv6_phy(5, 100);
o2phy6: mv6_phy(6, 100);
o2phy7: mv6_phy(7, 100);
};
};
};
32 changes: 16 additions & 16 deletions dts/include/coronet/tbn-cpu.dtsi
View file
Original file line number Diff line number Diff line change
Expand Up @@ -20,29 +20,29 @@
#address-cells = <0x1>;
#size-cells = <0x0>;

mv6_port(1, "ethX3", &phy1, "gmii");
mv6_port(2, "ethX4", &phy2, "gmii");
mv6_port(3, "ethX8", &phy3, "gmii");
mv6_port(4, "ethX6", &phy4, "gmii");
mv6_port(5, "ethX7", &phy5, "gmii");
mv6_port(6, "ethX5", &phy6, "gmii");
mv6_port(7, "ethX2", &phy7, "gmii");
mv6_port(8, "ethX1", &phy8, "gmii");
mv6_port(1, 1, "ethX3", &phy1, "gmii");
mv6_port(2, 2, "ethX4", &phy2, "gmii");
mv6_port(3, 3, "ethX8", &phy3, "gmii");
mv6_port(4, 4, "ethX6", &phy4, "gmii");
mv6_port(5, 5, "ethX7", &phy5, "gmii");
mv6_port(6, 6, "ethX5", &phy6, "gmii");
mv6_port(7, 7, "ethX2", &phy7, "gmii");
mv6_port(8, 8, "ethX1", &phy8, "gmii");
};

mdio {
#address-cells = <0x1>;
#size-cells = <0x0>;
interrupt-parent = <&peridot>;

phy1: mv6_phy(1);
phy2: mv6_phy(2);
phy3: mv6_phy(3);
phy4: mv6_phy(4);
phy5: mv6_phy(5);
phy6: mv6_phy(6);
phy7: mv6_phy(7);
phy8: mv6_phy(8);
phy1: mv6_phy(1, 1000);
phy2: mv6_phy(2, 1000);
phy3: mv6_phy(3, 1000);
phy4: mv6_phy(4, 1000);
phy5: mv6_phy(5, 1000);
phy6: mv6_phy(6, 1000);
phy7: mv6_phy(7, 1000);
phy8: mv6_phy(8, 1000);
};
};
};
Expand Down

0 comments on commit ca71382

Please sign in to comment.