This folder contains configuration files for GitHub, including issue and pull-request templates to guide users to including important information.
forked from verilog-to-routing/vtr-verilog-to-routing
-
Notifications
You must be signed in to change notification settings - Fork 0
Verilog to Routing -- Open Source CAD Flow for FPGA Research
License
vpw/vtr-verilog-to-routing
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog to Routing -- Open Source CAD Flow for FPGA Research
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- C 59.2%
- Verilog 31.6%
- C++ 4.0%
- HTML 2.0%
- Perl 1.5%
- Python 0.7%
- Other 1.0%