Skip to content

Commit

Permalink
minor corrections
Browse files Browse the repository at this point in the history
  • Loading branch information
vasudev-gm committed Nov 19, 2024
1 parent 5944e41 commit a4eebe2
Showing 1 changed file with 1 addition and 1 deletion.
Original file line number Diff line number Diff line change
Expand Up @@ -21,7 +21,7 @@ Florian said Intel is planning to add large shared L3 cache approach in a phased

At the moment Intel is busy with providing microcode fixes for Arrow Lake CPUs that began shipping in November 2024 to compete against AMD Zen 5 X3D variants and non-X3D variants.

### SOurce(s)
### Source(s)

- [TPU][def]
- [Der8auer German Video][def2]
Expand Down

0 comments on commit a4eebe2

Please sign in to comment.