Skip to content

Commit

Permalink
Merge pull request #1448 from ucb-bar/bump-fs
Browse files Browse the repository at this point in the history
1.9.1 release
  • Loading branch information
jerryz123 authored May 7, 2023
2 parents 01a03f5 + 20fb8d2 commit 968b207
Show file tree
Hide file tree
Showing 4 changed files with 30 additions and 5 deletions.
28 changes: 28 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,34 @@

This changelog follows the format defined here: https://keepachangelog.com/en/1.0.0/

## [1.9.1] - 2023-04-21

Various fixes for Linux boot, More Chip/bringup examples, Chisel 3.5.6 bump

### Added
* QoL improvement to IOBinders + custom ChipTop example by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1399
* PLL integration example + FlatChipTop/TestHarness by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1427
* Bump TestChipIp to improve default serial_tl behavior by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1435
* Bump testchipip to standardize TL serdesser bundle params by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1446
* HarnessBinder asserts to catch bad clock generation by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1460

### Changed
* New Scala-based Config Finder by @abejgonzalez in https://github.com/ucb-bar/chipyard/pull/1424
* Bump to latest rocket-chip/chisel3.5.6 by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1411
* Resolve merge conflicts in chisel3.5.6 bump by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1430
* bump testchipip by @joey0320 in https://github.com/ucb-bar/chipyard/pull/1434
* ADD: improve Makefile in tests/, add explicit arch flags by @T-K-233 in https://github.com/ucb-bar/chipyard/pull/1439
* Various submodule bumps by @abejgonzalez in https://github.com/ucb-bar/chipyard/pull/1448
* Support not instantiating tile reset/clock contorl features by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1459

### Fixed
* Various improvements and fixes by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1420
* Ensure conda cleanup regex properly filters out non-numeric chars by @abejgonzalez in https://github.com/ucb-bar/chipyard/pull/1425
* Fix ChipLikeQuadRocketConfig crossing by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1436
* Uniquify module names that are common to Top & Model by @joey0320 in https://github.com/ucb-bar/chipyard/pull/1442
* Support for no-bootROM systems by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1458
* Support for no-UART systems by @jerryz123 in https://github.com/ucb-bar/chipyard/pull/1457

## [1.9.0] - 2023-03-23

Faster FIRRTL build support work CIRCT. New software support for RISC-V GCC12 and Linux 6.2. Various bumps and fixes of all submodules.
Expand Down
3 changes: 0 additions & 3 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -2,9 +2,6 @@

# Chipyard Framework [![Test](https://github.com/ucb-bar/chipyard/actions/workflows/chipyard-run-tests.yml/badge.svg)](https://github.com/ucb-bar/chipyard/actions)

| We're running the First FireSim and Chipyard User/Developer Workshop at ASPLOS 2023 on March 26, 2023! This workshop will feature a full-day of submitted talks from users and developers in the FireSim and Chipyard community. Learn more and **submit your work** on the [2023 Workshop Page](https://fires.im/workshop-2023/)! |
|-----|

## Quick Links

* **Stable Documentation**: https://chipyard.readthedocs.io/
Expand Down
2 changes: 1 addition & 1 deletion generators/gemmini
Submodule gemmini updated 1 files
+1 −1 CHIPYARD.hash
2 changes: 1 addition & 1 deletion sims/firesim
Submodule firesim updated 33 files
+2 −1 .github/scripts/launch-manager-instance.py
+15 −9 .github/scripts/run-linux-poweroff-externally-provisioned.py
+15 −9 .github/scripts/run-linux-poweroff-vitis.py
+14 −8 .github/scripts/run-linux-poweroff.py
+9 −0 .github/scripts/utils.py
+3 −2 build-setup-nolog.sh
+16 −11 deploy/awstools/afitools.py
+73 −12 deploy/awstools/awstools.py
+19 −17 deploy/buildtools/bitbuilder.py
+52 −6 deploy/buildtools/buildconfig.py
+3 −3 deploy/runtools/firesim_topology_with_passes.py
+45 −25 deploy/runtools/runtime_config.py
+35 −19 deploy/sample-backup-configs/sample_config_build_recipes.yaml
+27 −28 deploy/sample-backup-configs/sample_config_hwdb.yaml
+12 −6 deploy/tests/awstools/test_awstools.py
+1 −1 deploy/tests/test_yaml_api.py
+3 −2 docs/Advanced-Usage/Manager/AGFI-Tagging.rst
+16 −16 docs/Advanced-Usage/Manager/Manager-Configuration-Files.rst
+1 −1 docs/Advanced-Usage/Manager/Manager-Tasks.rst
+2 −2 docs/Advanced-Usage/Miscellaneous-Tips.rst
+1 −1 docs/Advanced-Usage/Supernode.rst
+1 −1 docs/Developer-Docs/Managing-Conda-Lock-File.rst
+3 −3 docs/Golden-Gate/Resource-Optimizations.rst
+33 −26 docs/Initial-Setup/Configuring-Required-Infrastructure-in-Your-AWS-Account.rst
+2 −2 docs/Initial-Setup/Setting-up-your-Manager-Instance.rst
+2 −6 docs/Running-OnPrem-Simulations-Tutorial/Running-a-Single-Node-Simulation.rst
+2 −2 docs/Running-Simulations-Tutorial/Running-a-Cluster-Simulation.rst
+2 −2 docs/Running-Simulations-Tutorial/Running-a-Single-Node-Simulation.rst
+9 −0 scripts/generate-conda-lockfile.sh
+6 −2 scripts/machine-launch-script.sh
+3 −0 sim/Makefile
+6 −4 sim/midas/src/main/scala/midas/models/dram/TimingModel.scala
+1 −1 target-design/chipyard

0 comments on commit 968b207

Please sign in to comment.