Skip to content
View siddharth062022's full-sized avatar

Block or report siddharth062022

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers Public

    HERE I AM DESIGN Power Efficient Approximate 4:2 Compressors for Imprecise Multipliers

    Verilog 2

  2. ENCODER ENCODER Public

    Verilog 2

  3. PRIORITY-ENCODER PRIORITY-ENCODER Public

    Verilog 2

  4. inverter-padring-image-on-cadence-virtuoso inverter-padring-image-on-cadence-virtuoso Public

    2

  5. ALU-8BIT ALU-8BIT Public

    Verilog 1

  6. DECODER DECODER Public

    Verilog 1