Skip to content

Commit

Permalink
v0.1.1
Browse files Browse the repository at this point in the history
  • Loading branch information
sgherbst committed Jan 16, 2020
1 parent b0a9147 commit 27a8a46
Show file tree
Hide file tree
Showing 3 changed files with 19 additions and 4 deletions.
1 change: 1 addition & 0 deletions .gitignore
Original file line number Diff line number Diff line change
@@ -1,3 +1,4 @@
.DS_Store
.idea
*.log
*.egg-info
Expand Down
3 changes: 3 additions & 0 deletions setup.cfg
Original file line number Diff line number Diff line change
@@ -0,0 +1,3 @@
# Inside of setup.cfg
[metadata]
description-file = README.md
19 changes: 15 additions & 4 deletions setup.py
Original file line number Diff line number Diff line change
Expand Up @@ -2,14 +2,25 @@

setup(
name='svreal',
version='0.0.1',
version='0.1',
license='MIT',
description='Library for working with fixed-point numbers in SystemVerilog',
url='https://github.com/sgherbst/svreal',
author='Steven Herbst',
author_email='[email protected]',
author_email='[email protected]',
url='https://github.com/sgherbst/svreal',
download_url = 'https://github.com/sgherbst/svreal/archive/v0.1.1.tar.gz',
keywords = ['fixed-point', 'fixed point', 'verilog', 'system-verilog', 'system verilog', 'synthesizable', 'fpga']
packages=['svreal'],
install_requires=[
],
classifiers=[
'Development Status :: 3 - Alpha',
'Intended Audience :: Developers',
'Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)',
'License :: OSI Approved :: MIT License',
'Programming Language :: Python :: 3',
'Programming Language :: Python :: 3.7'
],
include_package_data=True,
zip_safe=False,
zip_safe=False
)

0 comments on commit 27a8a46

Please sign in to comment.