Popular repositories Loading

1. caravel_asic_one caravel_asic_one Public template

   Forked from efabless/caravel_user_project_analog

   Verilog

2. InterpolatorAndFIRs InterpolatorAndFIRs Public

   ETF students project - Digital signal Interpolation

   Jupyter Notebook

3. caravel_user_project caravel_user_project Public template

   Forked from efabless/caravel_user_project

   https://caravel-user-project.readthedocs.io

   Verilog

4. chipyard chipyard Public

   Forked from ucb-bar/chipyard

   An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

   C

5. AXI4Test AXI4Test Public

   Chisel3 AXI4 memory mapped register

   Scala

6. rocket-chip rocket-chip Public

   Forked from chipsalliance/rocket-chip

   Rocket Chip Generator

   Scala