Skip to content

Commit

Permalink
Update changelog
Browse files Browse the repository at this point in the history
  • Loading branch information
Manuel Eggimann committed Jan 11, 2021
1 parent 17579f8 commit bc10477
Showing 1 changed file with 11 additions and 0 deletions.
11 changes: 11 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -10,6 +10,17 @@ and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0
### Removed
### Fixed

## [2.0.1] - 2021-01-11
### Added
### Changed
- Changed address aliasing rules to be identical to the behavior of the legacy
interconnect.
### Removed
### Fixed
- Fix wrong address part select in SRAM wrappers that caused part of the
memories to be inaccessible and alias into lower address ranges.


## [2.0.0] - 2020-12-11
### Added
- Completely replaced `soc_interconnect` with a new parametric version
Expand Down

0 comments on commit bc10477

Please sign in to comment.