Skip to content

Add FLL lock memory mapped register and small fixes for post-synthesis simulations #696

Add FLL lock memory mapped register and small fixes for post-synthesis simulations

Add FLL lock memory mapped register and small fixes for post-synthesis simulations #696

Triggered via pull request September 5, 2024 21:07
Status Failure
Total duration 6h 0m 21s
Artifacts

gitlab-ci.yml

on: pull_request
Fit to window
Zoom out
Zoom in

Annotations

1 error
gitlab-ci
The job running on runner GitHub Actions 7 has exceeded the maximum execution time of 360 minutes.