Skip to content

Commit

Permalink
feat: Add posix_pro_micro and posix_seeed_xiao shields
Browse files Browse the repository at this point in the history
* Make it easier to test native builds of our shields by adding
  `posix_pro_micro` and `posix_seeed_xiao` so you can build posix
  target of, e.g. `corne_left` for testing ZMK Studio.
  • Loading branch information
petejohanson committed Aug 10, 2024
1 parent 8f753ed commit 3fc3443
Show file tree
Hide file tree
Showing 7 changed files with 124 additions and 1 deletion.
2 changes: 1 addition & 1 deletion app/boards/native_posix_64.overlay
Original file line number Diff line number Diff line change
Expand Up @@ -8,7 +8,7 @@
zmk,kscan = &kscan;
};

kscan: kscan {
kscan: native_posix_64_kscan_mock {
compatible = "zmk,kscan-mock";

rows = <2>;
Expand Down
9 changes: 9 additions & 0 deletions app/boards/shields/posix_pro_micro/Kconfig.defconfig
Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
# Copyright (c) 2022 The ZMK Contributors
# SPDX-License-Identifier: MIT

if SHIELD_POSIX_PRO_MICRO

config ZMK_STUDIO
select UART_NATIVE_POSIX_PORT_1_ENABLE

endif
5 changes: 5 additions & 0 deletions app/boards/shields/posix_pro_micro/Kconfig.shield
Original file line number Diff line number Diff line change
@@ -0,0 +1,5 @@
# Copyright (c) 2022 The ZMK Contributors
# SPDX-License-Identifier: MIT

config SHIELD_POSIX_PRO_MICRO
def_bool $(shields_list_contains,posix_pro_micro)
51 changes: 51 additions & 0 deletions app/boards/shields/posix_pro_micro/posix_pro_micro.overlay
Original file line number Diff line number Diff line change
@@ -0,0 +1,51 @@
/*
* Copyright (c) 2024 The ZMK Contributors
*
* SPDX-License-Identifier: MIT
*/
/*
* Copyright (c) 2020 Pete Johanson
*
* SPDX-License-Identifier: MIT
*/

/delete-node/ &kscan;

&uart1 { status = "okay"; };

/ {
chosen {
zmk,studio-rpc-uart = &uart1;
};

pro_micro: connector {
compatible = "arduino-pro-micro";
#gpio-cells = <2>;
gpio-map-mask = <0xffffffff 0xffffffc0>;
gpio-map-pass-thru = <0 0x3f>;
gpio-map
= <0 0 &gpio0 0 0> /* D0 */
, <1 0 &gpio0 1 0> /* D1 */
, <2 0 &gpio0 2 0> /* D2 */
, <3 0 &gpio0 3 0> /* D3 */
, <4 0 &gpio0 4 0> /* D4/A6 */
, <5 0 &gpio0 5 0> /* D5 */
, <6 0 &gpio0 6 0> /* D6/A7 */
, <7 0 &gpio0 7 0> /* D7 */
, <8 0 &gpio0 8 0> /* D8/A8 */
, <9 0 &gpio0 9 0> /* D9/A9 */
, <10 0 &gpio0 10 0> /* D10/A10 */
, <16 0 &gpio0 11 0> /* D16 */
, <14 0 &gpio0 12 0> /* D14 */
, <15 0 &gpio0 13 0> /* D15 */
, <18 0 &gpio0 14 0> /* D18/A0 */
, <19 0 &gpio0 15 0> /* D19/A1 */
, <20 0 &gpio0 16 0> /* D20/A2 */
, <21 0 &gpio0 17 0> /* D21/A3 */
;
};
};

pro_micro_i2c: &i2c0 {};
pro_micro_spi: &spi0 {};
pro_micro_serial: &uart0 {};
9 changes: 9 additions & 0 deletions app/boards/shields/posix_seeed_xiao/Kconfig.defconfig
Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
# Copyright (c) 2022 The ZMK Contributors
# SPDX-License-Identifier: MIT

if SHIELD_POSIX_SEEED_XIAO

config ZMK_STUDIO
select UART_NATIVE_POSIX_PORT_1_ENABLE

endif
5 changes: 5 additions & 0 deletions app/boards/shields/posix_seeed_xiao/Kconfig.shield
Original file line number Diff line number Diff line change
@@ -0,0 +1,5 @@
# Copyright (c) 2022 The ZMK Contributors
# SPDX-License-Identifier: MIT

config SHIELD_POSIX_SEEED_XIAO
def_bool $(shields_list_contains,posix_seeed_xiao)
44 changes: 44 additions & 0 deletions app/boards/shields/posix_seeed_xiao/posix_seeed_xiao.overlay
Original file line number Diff line number Diff line change
@@ -0,0 +1,44 @@
/*
* Copyright (c) 2024 The ZMK Contributors
*
* SPDX-License-Identifier: MIT
*/
/*
* Copyright (c) 2020 Pete Johanson
*
* SPDX-License-Identifier: MIT
*/

/delete-node/ &kscan;

&uart1 { status = "okay"; };

/ {
chosen {
zmk,studio-rpc-uart = &uart1;
};

xiao_d: connector {
compatible = "seeed,xiao-gpio";
#gpio-cells = <2>;
gpio-map-mask = <0xffffffff 0xffffffc0>;
gpio-map-pass-thru = <0 0x3f>;
gpio-map
= <0 0 &gpio0 0 0> /* D0 */
, <1 0 &gpio0 1 0> /* D1 */
, <2 0 &gpio0 2 0> /* D2 */
, <3 0 &gpio0 3 0> /* D3 */
, <4 0 &gpio0 4 0> /* D4 */
, <5 0 &gpio0 5 0> /* D5 */
, <6 0 &gpio0 6 0> /* D6 */
, <7 0 &gpio0 7 0> /* D7 */
, <8 0 &gpio0 8 0> /* D8 */
, <9 0 &gpio0 9 0> /* D9 */
, <10 0 &gpio0 10 0> /* D10 */
;
};
};

xiao_i2c: &i2c0 {};
xiao_spi: &spi0 {};
xiao_serial: &uart0 {};

0 comments on commit 3fc3443

Please sign in to comment.