Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

FIFO Generator updates and improvements #174

Merged
merged 8 commits into from
Sep 22, 2023
Merged

FIFO Generator updates and improvements #174

merged 8 commits into from
Sep 22, 2023

Conversation

sarmadsalman-RS
Copy link
Contributor

@sarmadsalman-RS sarmadsalman-RS commented Sep 21, 2023

This Pull Request contains the following updates:

  • BRAM Usage optimization by utilizing FIFO18KX2, saving up to 25% resources
  • Updated FIFO36K and FIFO18KX2 primitives according to new spec from George
  • Added pointer logic for designs with data_width <= 36 and depth <= 1024 as a workaround for the hard FIFO full and empty signal limitations
  • Laid the foundation for asymmetric accesses in the FIFO.v, FIFO18KX2.v and FIFO36K.v wrappers.
  • Updated README.md

@bilalahmed-RS bilalahmed-RS merged commit 2b7da41 into main Sep 22, 2023
5 checks passed
NadeemYaseen pushed a commit that referenced this pull request Jan 24, 2024
FIFO Generator updates and improvements
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants