Popular repositories Loading

1. UDP_DDR_OFDM UDP_DDR_OFDM Public

   全国大学生FPGA创新设计大赛项目

   VHDL 1 1

2. SpinalHDL SpinalHDL Public

   Forked from SpinalHDL/SpinalHDL

   Scala based HDL

   Scala

3. BMB BMB Public

   Forked from SpinalHDL/SaxonSoc

   SoC based on VexRiscv and ICE40 UP5K/BMB bus

   Scala

4. ddr3-controller ddr3-controller Public

   Forked from someone755/ddr3-controller

   A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs

   Verilog

5. rowhammer-tester rowhammer-tester Public

   Forked from antmicro/rowhammer-tester

   Python

6. MIG-7-PHY-DDR3-Controller MIG-7-PHY-DDR3-Controller Public

   Forked from CMU-SAFARI/MIG-7-PHY-DDR3-Controller

   A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.

   Verilog