Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[uss_qualifier] Update f3548_self_contained tested requirements #457

Merged
merged 1 commit into from
Jan 4, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion github_pages/static/index.md
Original file line number Diff line number Diff line change
Expand Up @@ -22,7 +22,8 @@ These reports were generated during continuous integration for the most recent P
### [ASTM F3548-21 test configuration](https://github.com/interuss/monitoring/blob/main/monitoring/uss_qualifier/configurations/dev/f3548_self_contained.yaml)

* [Sequence view](./artifacts/uss_qualifier/reports/f3548/sequence)
* [Tested requirements](./artifacts/uss_qualifier/reports/f3548/requirements)
* [Tested requirements, Gate 1](./artifacts/uss_qualifier/reports/f3548/gate1)
* [Tested requirements, Gate 3](./artifacts/uss_qualifier/reports/f3548/gate3)

### [ASTM F3411-22a test configuration](https://github.com/interuss/monitoring/blob/main/monitoring/uss_qualifier/configurations/dev/netrid_v22a.yaml)

Expand Down
115 changes: 106 additions & 9 deletions monitoring/uss_qualifier/configurations/dev/f3548_self_contained.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -184,18 +184,115 @@ v1:
# Write out full report content
raw_report: {}

# Write out a human-readable report of the F3548-21 requirements tested
# Write out a human-readable reports of the F3548-21 requirements tested
tested_requirements:
- report_name: requirements
- report_name: gate1
requirement_collections:
scd:
requirement_collections:
- requirement_sets:
- astm.f3548.v21.scd
- astm.f3548.v21.dss_provider
scd_no_dss:
requirements:
- astm.f3548.v21.GEN0300
- astm.f3548.v21.GEN0310
- astm.f3548.v21.OPIN0015
- astm.f3548.v21.OPIN0020
- astm.f3548.v21.OPIN0025
- astm.f3548.v21.OPIN0030
- astm.f3548.v21.OPIN0035
- astm.f3548.v21.OPIN0040
- astm.f3548.v21.USS0005
- astm.f3548.v21.SCD0035
- astm.f3548.v21.SCD0040
- astm.f3548.v21.SCD0045
- astm.f3548.v21.SCD0050
- astm.f3548.v21.SCD0075
- astm.f3548.v21.SCD0080
- astm.f3548.v21.SCD0085
- astm.f3548.v21.GEN0500
- astm.f3548.v21.USS0105
participant_requirements:
uss1: scd
uss2: scd
uss1: scd_no_dss
uss2: scd_no_dss
- report_name: gate3
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Why Gate 3 and not Gate 2?

Copy link
Member Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

There is an actual simple SCD-only activity after which this hypothetical activity is patterned. The gates roughly map to "crawl, walk, run" where Gate 1 is minimum viability and Gate 3 is "able to operate a production system". There is a Gate 2 in there, but it doesn't have separate relevant requirements for testing (at least, as foreseen right now).

requirement_collections:
scd_and_dss:
requirements:
- astm.f3548.v21.GEN0100
- astm.f3548.v21.GEN0105
- astm.f3548.v21.GEN0300
- astm.f3548.v21.GEN0305
- astm.f3548.v21.GEN0310
- astm.f3548.v21.OPIN0005
- astm.f3548.v21.OPIN0010
- astm.f3548.v21.OPIN0015
- astm.f3548.v21.OPIN0020
- astm.f3548.v21.OPIN0025
- astm.f3548.v21.OPIN0030
- astm.f3548.v21.OPIN0035
- astm.f3548.v21.OPIN0040
- astm.f3548.v21.USS0005
- astm.f3548.v21.SCD0035
- astm.f3548.v21.SCD0040
- astm.f3548.v21.SCD0045
- astm.f3548.v21.SCD0050
- astm.f3548.v21.SCD0075
- astm.f3548.v21.SCD0080
- astm.f3548.v21.SCD0085
- astm.f3548.v21.GEN0500
- astm.f3548.v21.USS0105
- astm.f3548.v21.DSS0005,1
- astm.f3548.v21.DSS0005,2
- astm.f3548.v21.DSS0005,5
- astm.f3548.v21.DSS0015
- astm.f3548.v21.DSS0020
- astm.f3548.v21.DSS0100
- astm.f3548.v21.DSS0200
- astm.f3548.v21.DSS0205
- astm.f3548.v21.DSS0210
- astm.f3548.v21.DSS0210,A2-7-2,1a
- astm.f3548.v21.DSS0210,A2-7-2,1b
- astm.f3548.v21.DSS0210,A2-7-2,1c
- astm.f3548.v21.DSS0210,A2-7-2,1d
- astm.f3548.v21.DSS0210,A2-7-2,2a
- astm.f3548.v21.DSS0210,A2-7-2,2b
- astm.f3548.v21.DSS0210,A2-7-2,3a
- astm.f3548.v21.DSS0210,A2-7-2,3b
- astm.f3548.v21.DSS0210,A2-7-2,4a
- astm.f3548.v21.DSS0210,A2-7-2,4b
- astm.f3548.v21.DSS0210,A2-7-2,4c
- astm.f3548.v21.DSS0210,A2-7-2,4d
- astm.f3548.v21.DSS0210,A2-7-2,5a
- astm.f3548.v21.DSS0210,A2-7-2,5b
- astm.f3548.v21.DSS0210,A2-7-2,5c
- astm.f3548.v21.DSS0210,A2-7-2,7
- astm.f3548.v21.DSS0215
- astm.f3548.v21.DSS0300
scd_no_dss:
requirements:
- astm.f3548.v21.GEN0100
- astm.f3548.v21.GEN0105
- astm.f3548.v21.GEN0300
- astm.f3548.v21.GEN0305
- astm.f3548.v21.GEN0310
- astm.f3548.v21.OPIN0005
- astm.f3548.v21.OPIN0010
- astm.f3548.v21.OPIN0015
- astm.f3548.v21.OPIN0020
- astm.f3548.v21.OPIN0025
- astm.f3548.v21.OPIN0030
- astm.f3548.v21.OPIN0035
- astm.f3548.v21.OPIN0040
- astm.f3548.v21.USS0005
- astm.f3548.v21.SCD0035
- astm.f3548.v21.SCD0040
- astm.f3548.v21.SCD0045
- astm.f3548.v21.SCD0050
- astm.f3548.v21.SCD0075
- astm.f3548.v21.SCD0080
- astm.f3548.v21.SCD0085
- astm.f3548.v21.GEN0500
- astm.f3548.v21.USS0105
participant_requirements:
uss1: scd_and_dss
uss2: scd_no_dss

# Write out a human-readable report showing the sequence of events of the test
sequence_view: {}
Expand Down
Loading