Skip to content

Commit

Permalink
updated release notes
Browse files Browse the repository at this point in the history
  • Loading branch information
hneemann committed Aug 31, 2017
1 parent 99cdc26 commit 725b590
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions distribution/ReleaseNotes.txt
Original file line number Diff line number Diff line change
@@ -1,12 +1,12 @@
Release Notes

HEAD, planned as v0.14
v0.14, released on 31. Aug 2017
- Added visualization of KV maps (thanks to roy77)
- Added VHDL export
(Not yet complete, but the example processor is running on a FPGA.)
- Type of pin numbers changed from int to string to allow FPGA pin names like "U16".
- Added support for BASYS3-Board (*.xdc constrains file is written and the mixed mode
clock manager (MMCM) is used if clock frequency exceeds 37kHz)
- Added visualization of KV maps (thanks to roy77)
- Added shortcut 'B' which sets the number of data bits in all selected components.
- Breaking changes:
- To generalize the VHDL export, an XML entity in the *.dig files had to be renamed.
Expand Down

0 comments on commit 725b590

Please sign in to comment.