Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Use DQS version of HyperRAM interface in self test gateware #25

Draft
wants to merge 2 commits into
base: main
Choose a base branch
from
Draft
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion dependencies/amaranth
Submodule amaranth updated 68 files
+74 −20 .github/workflows/main.yaml
+11 −6 README.md
+43 −0 amaranth/_toolchain/yosys.py
+1 −1 amaranth/_unused.py
+2 −2 amaranth/back/cxxrtl.py
+30 −28 amaranth/back/rtlil.py
+3 −9 amaranth/back/verilog.py
+7 −7 amaranth/build/dsl.py
+10 −10 amaranth/build/plat.py
+17 −12 amaranth/build/res.py
+3 −3 amaranth/build/run.py
+1 −1 amaranth/compat/fhdl/specials.py
+4 −4 amaranth/compat/genlib/cdc.py
+5 −5 amaranth/compat/genlib/fsm.py
+1 −1 amaranth/compat/genlib/record.py
+7 −7 amaranth/hdl/_rec.py
+46 −0 amaranth/hdl/_repr.py
+243 −73 amaranth/hdl/ast.py
+2 −2 amaranth/hdl/cd.py
+30 −9 amaranth/hdl/dsl.py
+91 −13 amaranth/hdl/ir.py
+14 −9 amaranth/hdl/mem.py
+8 −8 amaranth/hdl/xfrm.py
+2 −2 amaranth/lib/cdc.py
+1 −1 amaranth/lib/coding.py
+1 −1 amaranth/lib/crc/__init__.py
+97 −20 amaranth/lib/data.py
+248 −27 amaranth/lib/enum.py
+106 −20 amaranth/lib/fifo.py
+8 −5 amaranth/lib/io.py
+973 −130 amaranth/lib/wiring.py
+2 −2 amaranth/rpc.py
+4 −2 amaranth/sim/_pycoro.py
+9 −7 amaranth/sim/_pyrtl.py
+2 −2 amaranth/sim/core.py
+103 −94 amaranth/sim/pysim.py
+1 −1 amaranth/tracer.py
+25 −2 amaranth/utils.py
+12 −13 amaranth/vendor/_gowin.py
+6 −7 amaranth/vendor/_intel.py
+11 −12 amaranth/vendor/_lattice_ecp5.py
+5 −6 amaranth/vendor/_lattice_ice40.py
+12 −12 amaranth/vendor/_lattice_machxo_2_3l.py
+22 −22 amaranth/vendor/_xilinx.py
+6 −1 docs/_static/custom.css
+31 −3 docs/changes.rst
+5 −0 docs/conf.py
+1 −1 docs/install.rst
+8 −8 docs/lang.rst
+9 −4 docs/stdlib.rst
+8 −2 docs/stdlib/data.rst
+59 −0 docs/stdlib/enum.rst
+600 −0 docs/stdlib/wiring.rst
+1 −1 examples/basic/pmux.py
+3 −2 pyproject.toml
+1 −1 tests/test_build_dsl.py
+9 −0 tests/test_build_res.py
+134 −5 tests/test_hdl_ast.py
+22 −5 tests/test_hdl_dsl.py
+68 −0 tests/test_hdl_ir.py
+6 −6 tests/test_hdl_rec.py
+58 −0 tests/test_lib_data.py
+180 −8 tests/test_lib_enum.py
+39 −10 tests/test_lib_fifo.py
+339 −166 tests/test_lib_wiring.py
+35 −1 tests/test_sim.py
+17 −0 tests/test_tracer.py
+71 −0 tests/test_utils.py
2 changes: 1 addition & 1 deletion dependencies/luna
Submodule luna updated 67 files
+12 −7 .github/workflows/simulate.yml
+3 −0 Dockerfile
+30 −15 applets/hyperram_diagnostic.py
+2 −0 ci-scripts/build.sh
+0 −34 luna/gateware/architecture/car.py
+41 −0 luna/gateware/architecture/flash_sn.py
+0 −1 luna/gateware/debug/console.py
+1 −207 luna/gateware/debug/ila.py
+82 −11 luna/gateware/interface/flash.py
+0 −159 luna/gateware/interface/i2c.py
+516 −178 luna/gateware/interface/psram.py
+0 −109 luna/gateware/interface/spi.py
+0 −141 luna/gateware/interface/uart.py
+0 −387 luna/gateware/interface/ulpi.py
+0 −130 luna/gateware/memory.py
+21 −16 luna/gateware/platform/__init__.py
+28 −290 luna/gateware/stream/generator.py
+0 −6 luna/gateware/usb/request/control.py
+30 −13 luna/gateware/usb/request/standard.py
+0 −68 luna/gateware/usb/stream.py
+0 −6 luna/gateware/usb/usb2/control.py
+64 −159 luna/gateware/usb/usb2/descriptor.py
+0 −217 luna/gateware/usb/usb2/device.py
+0 −551 luna/gateware/usb/usb2/packet.py
+1 −116 luna/gateware/usb/usb2/request.py
+0 −77 luna/gateware/usb/usb2/reset.py
+0 −290 luna/gateware/usb/usb2/transfer.py
+0 −51 luna/gateware/usb/usb3/application/request.py
+0 −54 luna/gateware/usb/usb3/link/crc.py
+0 −96 luna/gateware/usb/usb3/link/data.py
+0 −115 luna/gateware/usb/usb3/link/receiver.py
+2 −2 luna/gateware/usb/usb3/physical/coding.py
+2 −147 luna/gateware/usb/usb3/physical/ctc.py
+0 −47 luna/gateware/usb/usb3/physical/lfps.py
+0 −31 luna/gateware/usb/usb3/physical/scrambling.py
+0 −7 luna/gateware/usb/usb3/request/standard.py
+2 −88 luna/gateware/utils/cdc.py
+0 −3 luna/gateware/utils/io.py
+4 −1 pyproject.toml
+0 −11 requirements.txt
+0 −7 requirements_test.txt
+0 −0 tests/__init__.py
+39 −0 tests/test_car.py
+85 −0 tests/test_cdc.py
+164 −0 tests/test_i2c.py
+207 −0 tests/test_ila.py
+127 −0 tests/test_memory.py
+180 −0 tests/test_psram.py
+109 −0 tests/test_spi.py
+276 −0 tests/test_stream_generator.py
+140 −0 tests/test_uart.py
+388 −0 tests/test_ulpi.py
+161 −0 tests/test_usb2_descriptor.py
+219 −0 tests/test_usb2_device.py
+554 −0 tests/test_usb2_packet.py
+117 −0 tests/test_usb2_request.py
+78 −0 tests/test_usb2_reset.py
+289 −0 tests/test_usb2_transfer.py
+53 −0 tests/test_usb3_crc.py
+143 −0 tests/test_usb3_ctc.py
+95 −0 tests/test_usb3_data.py
+49 −0 tests/test_usb3_lfps.py
+113 −0 tests/test_usb3_receiver.py
+48 −0 tests/test_usb3_request.py
+31 −0 tests/test_usb3_scrambling.py
+67 −0 tests/test_usb_stream.py
+0 −35 tox.ini
Binary file modified selftest.bit
Binary file not shown.