Skip to content

Gullfaxi describes a DUT that receives packets in input and shows them on one of the 3 output ports with a certain protocol.

Notifications You must be signed in to change notification settings

giulcioffi/SystemVerilog-Testbench

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

1 Commit
 
 

About

Gullfaxi describes a DUT that receives packets in input and shows them on one of the 3 output ports with a certain protocol.

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published