Skip to content
View erlingrj's full-sized avatar

Highlights

  • Pro

Block or report erlingrj

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. reactor-uc reactor-uc Public

    A lightweight reactor runtime targeted at resource-constrained embedded systems

    Java 2

  2. lf-lang/interpret lf-lang/interpret Public

    A time-predictable multicore processor

    C 6 1

  3. reactor-chisel reactor-chisel Public

    An FPGA runtime implementing the reactors model of computation

    Scala 5

  4. lf-lang/lingua-franca lf-lang/lingua-franca Public

    Intuitive concurrent programming in any language

    Java 235 63

  5. pretis/flexpret pretis/flexpret Public

    A time-predictable processor for mixed-criticality systems

    Scala 56 29

  6. fpga-tidbits fpga-tidbits Public

    Forked from maltanar/fpga-tidbits

    Chisel components for FPGA projects

    Verilog 5