Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add dff-name-style #1983

Merged
merged 6 commits into from
Oct 7, 2024
Merged

Add dff-name-style #1983

merged 6 commits into from
Oct 7, 2024

Commits on Oct 6, 2024

  1. Configuration menu
    Copy the full SHA
    95690d5 View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    d568c11 View commit details
    Browse the repository at this point in the history
  3. CST: add helpers for nonblocking assignments

    Add helpers to extract nonblocking assignments from a syntax tree.
    
    Add helpers to extract left and right hand sides from nonblocking
    assignments.
    IEncinas10 committed Oct 6, 2024
    Configuration menu
    Copy the full SHA
    7ba50aa View commit details
    Browse the repository at this point in the history
  4. Configuration menu
    Copy the full SHA
    4eb9626 View commit details
    Browse the repository at this point in the history
  5. Configuration menu
    Copy the full SHA
    63b6def View commit details
    Browse the repository at this point in the history
  6. verilog: analysis: checkers: Add dff-name-style rule

    dff-name-style-rule adds support for enforcing naming conventions for
    registers.
    
    It takes two parameters in the form of a comma separated list of
    suffixes that are allowed for the input and output ports. If a list is
    empty, it means that no checks will be performed in the respective
    field.
    
    In addition to checking suffixes, the rule also enforces that the base
    (or prefix) is shared between the input and output of the register.
    
    Furthermore, it also allows for numbered identifiers, where the number
    means the pipeline stage where the signal originates from.
    
    There are other two parameters meant to restrict the rule in some
    common corner-cases:
    
      1. Common reset/flush blocks where default values might be assigned
         can be waived using their `if` condition
    
      2. Variables on which we don't want the rule to act can be waived
         using a regular expression.
    IEncinas10 committed Oct 6, 2024
    Configuration menu
    Copy the full SHA
    a2e4faa View commit details
    Browse the repository at this point in the history