Skip to content

Actions: chipsalliance/t1

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
734 workflow run results
734 workflow run results

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

lsu read pipe
PR #1405: Pull request #413 synchronize by qinjun-li
January 18, 2024 06:59 29m 9s lsu_read_pipe
January 18, 2024 06:59 29m 9s
lsu read pipe
PR #1404: Pull request #413 synchronize by qinjun-li
January 18, 2024 06:57 3m 2s lsu_read_pipe
January 18, 2024 06:57 3m 2s
[CI] add vlen 4096 configuration as default CI target
PR #1403: Pull request #414 synchronize by sequencer
January 18, 2024 06:02 19m 36s feature/add-more-cases
January 18, 2024 06:02 19m 36s
[cosim] read memoryBankSize from vParam.
Post PR #285: Pull request #415 closed by sequencer
January 18, 2024 06:01 1m 43s cosim_config
January 18, 2024 06:01 1m 43s
[cosim] read memoryBankSize from vParam.
PR #1402: Pull request #415 synchronize by sequencer
January 18, 2024 06:01 1m 51s cosim_config
January 18, 2024 06:01 1m 51s
[cosim] read memoryBankSize from vParam.
PR #1401: Pull request #415 opened by qinjun-li
January 18, 2024 06:01 2m 39s cosim_config
January 18, 2024 06:01 2m 39s
lsu read pipe
PR #1400: Pull request #413 synchronize by qinjun-li
January 18, 2024 05:12 34m 37s lsu_read_pipe
January 18, 2024 05:12 34m 37s
lsu read pipe
PR #1399: Pull request #413 synchronize by qinjun-li
January 18, 2024 05:03 10m 7s lsu_read_pipe
January 18, 2024 05:03 10m 7s
lsu read pipe
PR #1398: Pull request #413 synchronize by qinjun-li
January 18, 2024 04:42 27m 34s lsu_read_pipe
January 18, 2024 04:42 27m 34s
lsu read pipe
PR #1397: Pull request #413 synchronize by qinjun-li
January 18, 2024 04:34 7m 14s lsu_read_pipe
January 18, 2024 04:34 7m 14s
lsu read pipe
PR #1396: Pull request #413 synchronize by qinjun-li
January 18, 2024 03:52 23m 10s lsu_read_pipe
January 18, 2024 03:52 23m 10s
lsu read pipe
PR #1395: Pull request #413 synchronize by qinjun-li
January 18, 2024 03:06 33m 57s lsu_read_pipe
January 18, 2024 03:06 33m 57s
[CI] add vlen 4096 configuration as default CI target
PR #1394: Pull request #414 synchronize by Avimitin
January 17, 2024 10:12 1h 47m 18s feature/add-more-cases
January 17, 2024 10:12 1h 47m 18s
[CI] add vlen 4096 configuration as default CI target
PR #1393: Pull request #414 opened by Avimitin
January 17, 2024 10:00 4m 31s feature/add-more-cases
January 17, 2024 10:00 4m 31s
lsu read pipe
PR #1392: Pull request #413 synchronize by qinjun-li
January 16, 2024 09:41 31m 16s lsu_read_pipe
January 16, 2024 09:41 31m 16s
[rtl] optimize control signals and add doc for LaneDivFP
PR #1391: Pull request #407 synchronize by midnighter95
January 16, 2024 02:45 25m 29s divrebase
January 16, 2024 02:45 25m 29s
DRAMsim3 integration
PR #1390: Pull request #391 synchronize by CircuitCoder
January 15, 2024 12:03 18m 39s dramsim3
January 15, 2024 12:03 18m 39s
lsu read pipe
PR #1389: Pull request #413 synchronize by qinjun-li
January 15, 2024 07:01 1d 2h 58m 1s lsu_read_pipe
January 15, 2024 07:01 1d 2h 58m 1s
[nix] bump rvv-codegen
Post PR #283: Pull request #409 closed by sequencer
January 13, 2024 19:27 11m 43s feature/bump-rvv-codegen
January 13, 2024 19:27 11m 43s
DRAMsim3 integration
PR #1388: Pull request #391 synchronize by CircuitCoder
January 12, 2024 13:14 47m 36s dramsim3
January 12, 2024 13:14 47m 36s
lsu read pipe
PR #1387: Pull request #413 opened by qinjun-li
January 12, 2024 10:19 3m 48s lsu_read_pipe
January 12, 2024 10:19 3m 48s
[nix] bump rvv-codegen
PR #1386: Pull request #409 synchronize by Avimitin
January 12, 2024 05:38 18m 38s feature/bump-rvv-codegen
January 12, 2024 05:38 18m 38s
[elaborator] drop all DPI support
Post PR #281: Pull request #412 closed by sequencer
January 12, 2024 05:36 7m 38s feature/drop-dpi-support
January 12, 2024 05:36 7m 38s
[nix]: add description for extra description in nix search
PR #1385: Pull request #408 synchronize by Avimitin
January 11, 2024 13:29 1d 5h 55m 15s hotfix/nix-output-improvement
January 11, 2024 13:29 1d 5h 55m 15s