Refactor parsing tests CI #5900
Triggered via pull request
September 18, 2024 11:43
kamilrakoczy
Status
Failure
Total duration
1h 16m 47s
Artifacts
45
main.yml
on: pull_request
Matrix: build-binaries
Build tools
10m 33s
Emit Workflow Info
0s
Style check
1m 38s
Verify README Correctness (Installation From Sources)
44m 49s
Matrix: Large Designs Tests / opentitan_parse_report
Matrix: Parsing Tests / parsing-tests
Large Designs Tests
/
Ibex (Vivado synthesis)
6m 31s
Large Designs Tests
/
Ibex (F4PGA synthesis)
11m 33s
Large Designs Tests
/
Opentitan 9d82960888 (synthesis)
36m 35s
Large Designs Tests
/
Opentitan (synthesis)
1h 7m
Large Designs Tests
/
VeeR-EH1 (synthesis)
5m 3s
Large Designs Tests
/
Black Parrot (AMD (Xilinx) FPGA synthesis)
17m 24s
Large Designs Tests
/
Black Parrot (ASIC synthesis)
45m 4s
Diff generated BSG Micro Designs tests
/
Parse and diff BSG Micro Designs
6m 16s
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests
/
Generate AST diff
1m 36s
Parsing Tests
/
Summary Generation
1m 49s
Verify README Correctness (Download And Run Release)
0s
Annotations
3 errors and 4 warnings
|
Style check
Process completed with exit code 100.
|
|
Parsing Tests / Generate AST diff
Unable to find any artifacts for the associated workflow
|
|
Parsing Tests / Generate AST diff
Process completed with exit code 1.
|
|
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
|
|
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
|
|
Large Designs Tests / Black Parrot (ASIC synthesis)
No files were found with the provided path: build
third_party/OpenROAD-flow-scripts/logs
third_party/OpenROAD-flow-scripts/reports
third_party/OpenROAD-flow-scripts/results. No artifacts will be uploaded.
|
|
Large Designs Tests / Opentitan (synthesis)
No files were found with the provided path: tests/build/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1/synth-yosys/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif. No artifacts will be uploaded.
|
Artifacts
Produced during runtime
| Name | Size | |
|---|---|---|
|
binaries-asan
|
288 MB |
|
|
binaries-package
|
22.6 MB |
|
|
binaries-plugin
|
40.9 MB |
|
|
binaries-release
|
41.4 MB |
|
|
bp_e_bp_unicore_cfg.edif
|
3.9 MB |
|
|
bsg-logs
|
5.47 MB |
|
|
bsg-outputs
|
1.72 MB |
|
|
formal-verification-logs-simple
|
148 MB |
|
|
formal-verification-logs-sv2v
|
163 MB |
|
|
formal-verification-logs-yosys
|
157 MB |
|
|
lowrisc_ibex_top_artya7_surelog_0.1.bit
|
107 KB |
|
|
lowrisc_systems_top_earlgrey_nexysvideo_0.1.bit
|
612 KB |
|
|
opentitan-logs-full
|
5.08 MB |
|
|
opentitan-logs-quick
|
1.52 MB |
|
|
plots_binaries-asan
|
52.9 KB |
|
|
plots_binaries-package
|
30.5 KB |
|
|
plots_binaries-plugin
|
34.2 KB |
|
|
plots_binaries-release
|
29.4 KB |
|
|
plots_blackparrot_synth_asic
|
253 KB |
|
|
plots_blackparrot_synth_xilinx
|
109 KB |
|
|
plots_build_tools
|
78 KB |
|
|
plots_formal_verification_simple
|
105 KB |
|
|
plots_formal_verification_sv2v
|
102 KB |
|
|
plots_formal_verification_yosys
|
85.2 KB |
|
|
plots_ibex_synth
|
46.1 KB |
|
|
plots_ibex_synth_f4pga
|
81.1 KB |
|
|
plots_opentitan_9d82960888_synth
|
201 KB |
|
|
plots_opentitan_parse_report_full
|
79.4 KB |
|
|
plots_opentitan_parse_report_quick
|
42.1 KB |
|
|
plots_opentitan_synth
|
343 KB |
|
|
plots_tests_asan_read_systemverilog
|
212 KB |
|
|
plots_tests_asan_read_uhdm
|
159 KB |
|
|
plots_tests_plugin_read_systemverilog
|
36.1 KB |
|
|
plots_tests_plugin_read_uhdm
|
33.2 KB |
|
|
plots_tests_release_read_systemverilog
|
34.3 KB |
|
|
plots_tests_release_read_uhdm
|
32.1 KB |
|
|
plots_veer_synth
|
34.9 KB |
|
|
results_parsing_tests_asan_read_systemverilog
Expired
|
390 KB |
|
|
results_parsing_tests_asan_read_uhdm
Expired
|
1.82 MB |
|
|
results_parsing_tests_plugin_read_systemverilog
Expired
|
256 KB |
|
|
results_parsing_tests_plugin_read_uhdm
Expired
|
1.71 MB |
|
|
results_parsing_tests_release_read_systemverilog
Expired
|
255 KB |
|
|
results_parsing_tests_release_read_uhdm
Expired
|
1.7 MB |
|
|
tools
|
38.9 MB |
|
|
top_artya7.bit
|
121 KB |
|