Skip to content

Refactor parsing tests CI #5895

Refactor parsing tests CI

Refactor parsing tests CI #5895

Triggered via pull request September 18, 2024 11:10
Status Cancelled
Total duration 33m 42s
Artifacts 34

main.yml

on: pull_request
Matrix: build-binaries
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 41s
Style check
Verify README Correctness (Installation From Sources)
33m 14s
Verify README Correctness (Installation From Sources)
Matrix: Large Designs Tests / opentitan_parse_report
Matrix: Parsing Tests / parsing-tests
Large Designs Tests  /  Ibex (Vivado synthesis)
5m 43s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
10m 48s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
24m 23s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
24m 26s
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
5m 0s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
13m 59s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
24m 23s
Large Designs Tests / Black Parrot (ASIC synthesis)
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
6m 26s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests  /  Generate AST diff
0s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
0s
Parsing Tests / Summary Generation
Release Package
0s
Release Package
Verify README Correctness (Download And Run Release)
0s
Verify README Correctness (Download And Run Release)
Fit to window
Zoom out
Zoom in

Annotations

32 errors and 2 warnings
Parsing Tests / Test read_uhdm plugin
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_uhdm plugin
Process completed with exit code 1.
Parsing Tests / Test read_uhdm plugin
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_uhdm plugin
Process completed with exit code 1.
Parsing Tests / Test read_systemverilog plugin
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_systemverilog plugin
Process completed with exit code 1.
Parsing Tests / Test read_systemverilog plugin
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_systemverilog plugin
Process completed with exit code 1.
Parsing Tests / Test read_systemverilog release
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_systemverilog release
Process completed with exit code 1.
Parsing Tests / Test read_systemverilog release
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_systemverilog release
Process completed with exit code 1.
Large Designs Tests / Black Parrot (ASIC synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2574/merge' exists
Large Designs Tests / Black Parrot (ASIC synthesis)
The operation was canceled.
Verify README Correctness (Installation From Sources)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2574/merge' exists
Verify README Correctness (Installation From Sources)
The operation was canceled.
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2574/merge' exists
Large Designs Tests / Opentitan 9d82960888 (synthesis)
The operation was canceled.
Parsing Tests / Test read_uhdm asan
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2574/merge' exists
Parsing Tests / Test read_uhdm asan
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_uhdm asan
Process completed with exit code 1.
Parsing Tests / Test read_uhdm asan
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_uhdm asan
Process completed with exit code 1.
Parsing Tests / Test read_uhdm asan
The operation was canceled.
Large Designs Tests / Opentitan (synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2574/merge' exists
Large Designs Tests / Opentitan (synthesis)
The operation was canceled.
Parsing Tests / Test read_systemverilog asan
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2574/merge' exists
Parsing Tests / Test read_systemverilog asan
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_systemverilog asan
Process completed with exit code 1.
Parsing Tests / Test read_systemverilog asan
Failed to CreateArtifact: Received non-retryable error: Failed request: (409) Conflict: an artifact with this name already exists on the workflow run
Parsing Tests / Test read_systemverilog asan
Process completed with exit code 1.
Parsing Tests / Test read_systemverilog asan
The operation was canceled.
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.

Artifacts

Produced during runtime
Name Size
binaries-asan
288 MB
binaries-package
22.6 MB
binaries-plugin
40.8 MB
binaries-release
41.4 MB
bp_e_bp_unicore_cfg.edif
3.9 MB
bsg-logs
5.47 MB
bsg-outputs
1.72 MB
formal-verification-logs-simple
145 MB
formal-verification-logs-sv2v
160 MB
formal-verification-logs-yosys
156 MB
lowrisc_ibex_top_artya7_surelog_0.1.bit
107 KB
opentitan-logs-full
5.11 MB
opentitan-logs-quick
1.52 MB
plots_binaries-asan
59.7 KB
plots_binaries-package
27.7 KB
plots_binaries-plugin
29.9 KB
plots_binaries-release
30.5 KB
plots_blackparrot_synth_asic
152 KB
plots_blackparrot_synth_xilinx
91.1 KB
plots_build_tools
67.2 KB
plots_formal_verification_simple
99.8 KB
plots_formal_verification_sv2v
101 KB
plots_formal_verification_yosys
85.5 KB
plots_ibex_synth
38 KB
plots_ibex_synth_f4pga
74.9 KB
plots_opentitan_9d82960888_synth
138 KB
plots_opentitan_parse_report_full
85.9 KB
plots_opentitan_parse_report_quick
42.7 KB
plots_opentitan_synth
140 KB
plots_tests__
32 KB
plots_veer_synth
35 KB
results_parsing_tests__ Expired
1.7 MB
tools
38.9 MB
top_artya7.bit
121 KB