Skip to content

Change format of release package (#2558) #5869

Change format of release package (#2558)

Change format of release package (#2558) #5869

Triggered via push September 12, 2024 14:28
Status Success
Total duration 1h 16m 10s
Artifacts 42

main.yml

on: push
Matrix: build-binaries
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 59s
Style check
Test "Installation from source" from README
34m 3s
Test "Installation from source" from README
Upload GHA event file
3s
Upload GHA event file
Parsing Tests  /  SystemVerilog Plugin
41m 34s
Parsing Tests / SystemVerilog Plugin
Matrix: Large Designs Tests / opentitan_parse_report
Large Designs Tests  /  Ibex (Vivado synthesis)
6m 24s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
11m 9s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
30m 1s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
1h 7m
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
5m 43s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
14m 10s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
37m 37s
Large Designs Tests / Black Parrot (ASIC synthesis)
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
6m 42s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Test With Bundled Yosys
3m 11s
Test With Bundled Yosys
Matrix: Formal Verification Tests / tests-formal-verification
Parsing Tests  /  Generate AST diff
0s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
1m 39s
Parsing Tests / Summary Generation
Release Package
16s
Release Package
Fit to window
Zoom out
Zoom in

Annotations

7 warnings
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Some generated tests differ from the reference or were not generated at all. Check the test statuses in the workflow summary or `bsg_micro_designs_summary.md` in the artifacts.
Large Designs Tests / Black Parrot (ASIC synthesis)
No files were found with the provided path: build third_party/OpenROAD-flow-scripts/logs third_party/OpenROAD-flow-scripts/reports third_party/OpenROAD-flow-scripts/results. No artifacts will be uploaded.
Large Designs Tests / Opentitan (synthesis)
No files were found with the provided path: tests/build/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1/synth-yosys/lowrisc_systems_custom_tiny_chip_custom_tiny_nexysvideo_0.1.edif. No artifacts will be uploaded.
Release Package
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/checkout@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Release Package
The following actions use a deprecated Node.js version and will be forced to run on node20: actions/checkout@v2, 8BitJonny/[email protected]. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/
Deprecation notice: v1, v2, and v3 of the artifact actions
The following artifacts were uploaded using a version of actions/upload-artifact that is scheduled for deprecation: "parsing_read-systemverilog_logs", "parsing_read-systemverilog_yosys-sv", "parsing_read-uhdm_logs", "parsing_read-uhdm_yosys-sv", "parsing_test-results", "plots_tests_read_systemverilog", "plots_tests_read_uhdm". Please update your workflow to use v4 of the artifact actions. Learn more: https://github.blog/changelog/2024-04-16-deprecation-notice-v3-of-the-artifact-actions/

Artifacts

Produced during runtime
Name Size
binaries-asan
288 MB
binaries-package
22.6 MB
binaries-plugin
40.9 MB
binaries-release
41.4 MB
bp_e_bp_unicore_cfg.edif
3.9 MB
bsg-logs
5.47 MB
bsg-outputs
1.72 MB
event.json
2.54 KB
formal-verification-logs-simple
150 MB
formal-verification-logs-sv2v
162 MB
formal-verification-logs-yosys
156 MB
lowrisc_ibex_top_artya7_surelog_0.1.bit
107 KB
lowrisc_systems_top_earlgrey_nexysvideo_0.1.bit
612 KB
opentitan-logs-full
5.08 MB
opentitan-logs-quick
1.52 MB
opentitan-synlig.ast
132 MB
parsing_read-systemverilog_logs
16.1 MB
parsing_read-systemverilog_yosys-sv
350 KB
parsing_read-uhdm_logs
16.1 MB
parsing_read-uhdm_yosys-sv
348 KB
parsing_test-results Expired
23.7 KB
plots_binaries-asan
49.6 KB
plots_binaries-package
33.1 KB
plots_binaries-plugin
30.6 KB
plots_binaries-release
38.5 KB
plots_blackparrot_synth_asic
204 KB
plots_blackparrot_synth_xilinx
90.3 KB
plots_build_tools
90.2 KB
plots_formal_verification_simple
106 KB
plots_formal_verification_sv2v
106 KB
plots_formal_verification_yosys
86.8 KB
plots_ibex_synth
44.5 KB
plots_ibex_synth_f4pga
78 KB
plots_opentitan_9d82960888_synth
166 KB
plots_opentitan_parse_report_full
97.6 KB
plots_opentitan_parse_report_quick
48.2 KB
plots_opentitan_synth
346 KB
plots_tests_read_systemverilog
2.43 MB
plots_tests_read_uhdm
1.91 MB
plots_veer_synth
37.8 KB
tools
38.9 MB
top_artya7.bit
121 KB