Skip to content

Setup Github release and enable systemwide installation #5855

Setup Github release and enable systemwide installation

Setup Github release and enable systemwide installation #5855

Triggered via pull request September 11, 2024 12:26
Status Cancelled
Total duration 30m 5s
Artifacts 12

main.yml

on: pull_request
Matrix: build-binaries
Emit Workflow Info
0s
Emit Workflow Info
Style check
1m 40s
Style check
Test "Installation from source" from README
28m 13s
Test "Installation from source" from README
Upload GHA event file
4s
Upload GHA event file
Parsing Tests  /  SystemVerilog Plugin
7m 38s
Parsing Tests / SystemVerilog Plugin
Matrix: Large Designs Tests / opentitan_parse_report
Large Designs Tests  /  Ibex (Vivado synthesis)
6m 28s
Large Designs Tests / Ibex (Vivado synthesis)
Large Designs Tests  /  Ibex (F4PGA synthesis)
7m 37s
Large Designs Tests / Ibex (F4PGA synthesis)
Large Designs Tests  /  Opentitan 9d82960888 (synthesis)
7m 25s
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Large Designs Tests  /  Opentitan (synthesis)
7m 27s
Large Designs Tests / Opentitan (synthesis)
Large Designs Tests  /  VeeR-EH1 (synthesis)
5m 15s
Large Designs Tests / VeeR-EH1 (synthesis)
Large Designs Tests  /  Black Parrot (AMD (Xilinx) FPGA synthesis)
7m 20s
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Large Designs Tests  /  Black Parrot (ASIC synthesis)
7m 23s
Large Designs Tests / Black Parrot (ASIC synthesis)
Parsing Tests  /  Surelog
7m 41s
Parsing Tests / Surelog
Diff generated BSG Micro Designs tests  /  Parse and diff BSG Micro Designs
2m 38s
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Test With Bundled Yosys
3m 7s
Test With Bundled Yosys
Matrix: Formal Verification Tests / tests-formal-verification
Waiting for pending jobs
Parsing Tests  /  Generate AST diff
0s
Parsing Tests / Generate AST diff
Parsing Tests  /  Summary Generation
0s
Parsing Tests / Summary Generation
Release Package
0s
Release Package
Fit to window
Zoom out
Zoom in

Annotations

23 errors and 5 warnings
Build tools
Process completed with exit code 2.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Process completed with exit code 1.
Diff generated BSG Micro Designs tests / Parse and diff BSG Micro Designs
Process completed with exit code 1.
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Large Designs Tests / Black Parrot (AMD (Xilinx) FPGA synthesis)
The operation was canceled.
Large Designs Tests / Black Parrot (ASIC synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Large Designs Tests / Black Parrot (ASIC synthesis)
The operation was canceled.
Large Designs Tests / Opentitan 9d82960888 (synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Large Designs Tests / Opentitan 9d82960888 (synthesis)
The operation was canceled.
Large Designs Tests / Opentitan (synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Large Designs Tests / Opentitan (synthesis)
The operation was canceled.
Test "Installation from source" from README
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Test "Installation from source" from README
The operation was canceled.
Large Designs Tests / Ibex (F4PGA synthesis)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Large Designs Tests / Ibex (F4PGA synthesis)
The operation was canceled.
Large Designs Tests / Opentitan parsing (full/top-down)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Large Designs Tests / Opentitan parsing (full/top-down)
The operation was canceled.
Parsing Tests / SystemVerilog Plugin
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Parsing Tests / SystemVerilog Plugin
The operation was canceled.
Parsing Tests / Surelog
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Parsing Tests / Surelog
The operation was canceled.
Large Designs Tests / Opentitan parsing (quick)
Canceling since a higher priority waiting request for 'chipsalliance/synlig-main-refs/pull/2552/merge' exists
Large Designs Tests / Opentitan parsing (quick)
The operation was canceled.
Upload GHA event file
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/upload-artifact@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Upload GHA event file
The following actions use a deprecated Node.js version and will be forced to run on node20: actions/upload-artifact@v2. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/
Large Designs Tests / VeeR-EH1 (synthesis)
No files were found with the provided path: tests/build/chipsalliance.org_cores_VeeR_EH1_1.9/synth-vivado/chipsalliance.org_cores_VeeR_EH1_1.9.edif. No artifacts will be uploaded.
Large Designs Tests / Opentitan (synthesis)
No files were found with the provided path: **/plot_*.svg. No artifacts will be uploaded.
Deprecation notice: v1, v2, and v3 of the artifact actions
The following artifacts were uploaded using a version of actions/upload-artifact that is scheduled for deprecation: "binaries-asan", "binaries-package", "binaries-plugin", "binaries-release", "event.json", "lowrisc_ibex_top_artya7_surelog_0.1.bit", "parsing_read-systemverilog_logs", "parsing_read-systemverilog_yosys-sv", "parsing_read-uhdm_logs", "parsing_read-uhdm_yosys-sv", "parsing_test-results", "plots". Please update your workflow to use v4 of the artifact actions. Learn more: https://github.blog/changelog/2024-04-16-deprecation-notice-v3-of-the-artifact-actions/

Artifacts

Produced during runtime
Name Size
binaries-asan
1.02 GB
binaries-package
68.7 MB
binaries-plugin
139 MB
binaries-release
139 MB
event.json
28.2 KB
lowrisc_ibex_top_artya7_surelog_0.1.bit
2.09 MB
parsing_read-systemverilog_logs
1.26 MB
parsing_read-systemverilog_yosys-sv
34 KB
parsing_read-uhdm_logs
2.08 MB
parsing_read-uhdm_yosys-sv
35 KB
parsing_test-results Expired
3.16 KB
plots
8.3 MB