-
Notifications
You must be signed in to change notification settings - Fork 28
Issues: chipsalliance/firrtl-spec
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
what is an enum's corresponding mask type? for memory write ports
#211
opened May 13, 2024 by
programmerjake
Ability to reference and generate modules with escaped identifiers?
#134
opened Oct 18, 2023 by
smarter
Should the File Preamble be enhanced to include the ABI version?
#132
opened Oct 18, 2023 by
smarter
Determine how to handle non-Verilog legal Extmodule DefName, i.e., Literal Identifiers
#115
opened Jun 21, 2023 by
seldridge
[abi] Add rules / hints / conventions for how names are lowered to SystemVerilog
#113
opened May 25, 2023 by
mmaloney-sf
FIRRTL Rationale
documentation
Improvements or additions to documentation
enhancement
New feature or request
#85
opened Mar 7, 2023 by
dtzSiFive
ProTip!
Follow long discussions with comments:>50.