Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

User/dev/kupadhyayula/rename config #7

Merged
merged 7 commits into from
Oct 7, 2024

Conversation

upadhyayulakiran
Copy link
Collaborator

Rename config_defines to mldsa_config_defines to avoid conflict during integration

Emre Karabulut and others added 7 commits September 13, 2024 13:50
ABR now has its own AHB_QVIP params pkg

----
#### AI description  (iteration 1)
#### PR Classification
New feature: ABR now has its own AHB_QVIP parameters package to remove dependency on caiptra-rtl's libraries.

#### PR Summary
This pull request introduces a new AHB_QVIP parameters package for ABR, eliminating the dependency on caiptra-rtl's libraries and addressing the AHB bus width issue.
- Added `ahb_lite_slave_0_config_policy.svh` for AHB Lite slave configuration.
- Added `hdl_qvip_ahb_lite_slave.sv` for AHB Lite slave module definition.
- Updated `Makefile` to include new configuration and source files for simulation and compilation.

Related work items: #794847
verbosity change

----
#### AI description  (iteration 1)
#### PR Classification
Code modification to adjust verbosity levels for logging.

#### PR Summary
This pull request increases the verbosity level of specific log messages to address the issue of large UVM logs.
- `mldsa_predictor.svh`: Changed verbosity level from `UVM_NONE` to `UVM_HIGH` for various register skip messages.
- `ML_DSA_randomized_all_sequence.svh`: Updated verbosity level from `UVM_LOW` to `UVM_HIGH` for `MLDSA_STATUS` read messages.
- `mldsa_scoreboard.svh`: Adjusted verbosity level from `UVM_NONE` to `UVM_HIGH` for certain scoreboard messages.
- `compile.yml`: Added a global UVM verbosity level setting (`+UVM_VERBOSITY=UVM_LOW`).

Related work items: #795708
Align z with mem wr reqs

Related work items: #797366
…ng when there is an empty...

fixing bug in sigdecode that causes the block to hang when there is an empty poly

Related work items: #798995
@upadhyayulakiran upadhyayulakiran merged commit fdf5d6e into main Oct 7, 2024
4 of 5 checks passed
@Nitsirks Nitsirks deleted the user/dev/kupadhyayula/rename_config branch November 11, 2024 23:13
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants