Skip to content

Commit

Permalink
Merge pull request #3885 from alainmarcel/alainmarcel-patch-1
Browse files Browse the repository at this point in the history
memory leak
  • Loading branch information
alaindargelas authored Sep 26, 2023
2 parents 07c69e5 + 8e0d6b4 commit 00d7a3f
Show file tree
Hide file tree
Showing 3 changed files with 8 additions and 23 deletions.
15 changes: 0 additions & 15 deletions src/DesignCompile/CompileExpression.cpp
Original file line number Diff line number Diff line change
Expand Up @@ -396,21 +396,6 @@ std::pair<UHDM::task_func *, DesignComponent *> CompileHelper::getTaskFunc(
return result;
}

bool getStringVal(std::string &result, expr *val) {
const UHDM::constant *hs0 = any_cast<const UHDM::constant *>(val);
if (hs0) {
s_vpi_value *sval = String2VpiValue(hs0->VpiValue());
if (sval) {
if (sval->format == vpiStringVal || sval->format == vpiBinStrVal) {
result = sval->value.str;
delete sval;
return true;
}
}
}
return false;
}

static bool largeInt(std::string_view str) {
bool isSigned = false;
size_t pos = str.find('\'');
Expand Down
2 changes: 1 addition & 1 deletion third_party/UHDM
Submodule UHDM updated 1 files
+6 −2 templates/ExprEval.cpp
14 changes: 7 additions & 7 deletions third_party/tests/CoresSweRVMP/CoresSweRVMP.log
Original file line number Diff line number Diff line change
Expand Up @@ -131,24 +131,24 @@ CMake Deprecation Warning at CMakeLists.txt:1 (cmake_minimum_required):
CMake that the project does not need compatibility with older versions.


-- Configuring done (0.1s)
-- Configuring done (0.0s)
-- Generating done (0.0s)
-- Build files have been written to: ${SURELOG_DIR}/build/regression/CoresSweRVMP/slpp_all/mp_preprocess
[ 6%] Generating 10_lsu_bus_intf.sv
[ 12%] Generating 12_beh_lib.sv
[ 18%] Generating 11_ifu_bp_ctl.sv
[ 18%] Generating 12_beh_lib.sv
[ 25%] Generating 14_mem_lib.sv
[ 31%] Generating 13_ifu_mem_ctl.sv
[ 25%] Generating 13_ifu_mem_ctl.sv
[ 31%] Generating 14_mem_lib.sv
[ 37%] Generating 15_exu.sv
[ 43%] Generating 16_dec_decode_ctl.sv
[ 50%] Generating 1_lsu_stbuf.sv
[ 56%] Generating 2_ahb_to_axi4.sv
[ 62%] Generating 3_rvjtag_tap.sv
[ 68%] Generating 4_dec_tlu_ctl.sv
[ 75%] Generating 5_lsu_bus_buffer.sv
[ 81%] Generating 7_axi4_to_ahb.sv
[ 87%] Generating 6_dbg.sv
[ 93%] Generating 8_ifu_aln_ctl.sv
[ 81%] Generating 6_dbg.sv
[ 87%] Generating 8_ifu_aln_ctl.sv
[ 93%] Generating 7_axi4_to_ahb.sv
[100%] Generating 9_tb_top.sv
[100%] Built target Parse
Surelog parsing status: 0
Expand Down

0 comments on commit 00d7a3f

Please sign in to comment.