使用Verilog重写RISC-V Rocket Chip的MMU结构。该结构内部包含一个I-TLB、一个D-TLB和一个PTW模块。以此对比Chisel自动生成的Verilog设计与手写的Verilog设计的差异。
-
Notifications
You must be signed in to change notification settings - Fork 0
baochuquan/RISCV-MMU
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published