-
-
Notifications
You must be signed in to change notification settings - Fork 336
Pull requests: SpinalHDL/SpinalHDL
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
Fix simulation failure with Verilator v5.x on Windows
#1618
opened Dec 10, 2024 by
du33169
Loading…
2 tasks
lib/bus/bmb/BmbDecoder: Fix missing wirings when invalidation is enabled
#1608
opened Dec 3, 2024 by
cherrypiejam
Loading…
2 tasks
Fix incorrect interconnect addressWidth generation
#1607
opened Dec 3, 2024 by
cherrypiejam
Loading…
2 tasks
fix test initial value problem for Dfi Controller.
#1581
opened Oct 29, 2024 by
Readon
Loading…
2 tasks
set rst name for default clock domain by ClockDomainConfig
#1484
opened Jul 17, 2024 by
yportne13
Loading…
RFC: Add blackboxing for simple 1-port synchronous ROMs
#1475
opened Jul 11, 2024 by
bunnie
Loading…
2 tasks
Ability to remap address for BusSlaveFactory
#1354
opened Mar 13, 2024 by
KireinaHoro
•
Draft
2 tasks
Verilog generated when using synchronous resets is not understood by SymbiYosys - remove "assert() else begin end"-block generation for now
#1315
opened Feb 19, 2024 by
janschiefer
Loading…
[feature] FuseSocGeneratorBuilder provide a easy way to use fusesoc
#1232
opened Nov 2, 2023 by
chenbo-again
Loading…
feat: add loadHex function for SparseMemory
#1015
opened Jan 12, 2023 by
hanm2019
Loading…
1 of 2 tasks
Add ethernet udp tx/rx module
feature ✨
Feature idea with clear API defined
wontfix
The issue would not be fixed
#1010
opened Jan 10, 2023 by
jjyy-Huang
Loading…
1 of 7 tasks
feature: add new optional reset signal to StreamWidthAdapter and StreamFragmentWidthAdapter
#1008
opened Jan 8, 2023 by
jonnykl
Loading…
2 tasks
Memory: multiple ports with writeFirst should be permited.
#678
opened Apr 6, 2022 by
nbstrike
Loading…
Previous Next
ProTip!
What’s not been updated in a month: updated:<2024-11-21.