Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Correct supported slave factory #260

Merged
merged 3 commits into from
Jun 27, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion README.rst
Original file line number Diff line number Diff line change
Expand Up @@ -33,7 +33,7 @@ Create a virtual environment with pipenv (will use the Pipfile for installing th

python3 -m venv .venv

then you can activate the virtual enviroment (in bash) and install the dependencies
then you can activate the virtual environment (in bash) and install the dependencies

.. code:: shell

Expand Down
4 changes: 2 additions & 2 deletions source/SpinalHDL/Examples/Simple ones/sinus_rom.rst
Original file line number Diff line number Diff line change
@@ -1,9 +1,9 @@
.. _sinus_rom:

Sinus rom
Sinus ROM
=========

Let's imagine that you want to generate a sine wave and also have a filtered version of it (which is completely useless in practical, but let's do it as an example).
Let's imagine that you want to generate a sine wave and also have a filtered version of it (which is completely useless in practice, but let's do it as an example).

.. list-table::
:header-rows: 1
Expand Down
2 changes: 1 addition & 1 deletion source/SpinalHDL/Libraries/bus_slave_factory.rst
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@ You can find more documentation about the internal implementation of the ``BusSl
Functionality
-------------

| There are many implementations of the ``BusSlaveFactory`` tool : AHB3-lite, APB3, APB4, AvalonMM, AXI-lite 3, AXI4, BMB, Wishbone and PipelinedMemoryBus.
| There are many implementations of the ``BusSlaveFactory`` tool : AHB3-lite, APB3, APB4, AvalonMM, AXI-lite 3, AXI4, BMB, Wishbone, Tilelink, BRAM bus and PipelinedMemoryBus.
| Each implementation of that tool take as an argument one instance of the corresponding bus and then offers the following functions to map your hardware into the memory mapping :

.. list-table::
Expand Down
2 changes: 1 addition & 1 deletion source/SpinalHDL/Semantic/when_switch.rst
Original file line number Diff line number Diff line change
Expand Up @@ -41,7 +41,7 @@ As in VHDL and Verilog, signals can be conditionally assigned when a specified c


WhenBuilder
------
-----------

Sometimes we need to generate some parameters for the when condition,
and the original structure of when else is not very suitable.
Expand Down
Loading