Skip to content

Commit

Permalink
more instructions
Browse files Browse the repository at this point in the history
  • Loading branch information
JanLJL committed Sep 5, 2024
1 parent a247104 commit 41d62c1
Show file tree
Hide file tree
Showing 3 changed files with 94 additions and 0 deletions.
20 changes: 20 additions & 0 deletions osaca/data/spr.yml
Original file line number Diff line number Diff line change
Expand Up @@ -1691,6 +1691,26 @@ instruction_forms:
port_pressure: [[1, '78'], [1, '49']] # ./generate_mov_entries.py spr
throughput: 0.5 # ./generate_mov_entries.py spr
uops: 2 # ./generate_mov_entries.py spr
- name: vmovq # ./generate_mov_entries.py spr
operands: # ./generate_mov_entries.py spr
- class: register # ./generate_mov_entries.py spr
name: xmm # ./generate_mov_entries.py spr
- class: register # ./generate_mov_entries.py spr
name: gpr # ./generate_mov_entries.py spr
latency: 3 # ./generate_mov_entries.py spr
port_pressure: [[1, '0']] # ./generate_mov_entries.py spr
throughput: 1.0 # ./generate_mov_entries.py spr
uops: 1 # ./generate_mov_entries.py spr
- name: vmovq # ./generate_mov_entries.py spr
operands: # ./generate_mov_entries.py spr
- class: register # ./generate_mov_entries.py spr
name: gpr # ./generate_mov_entries.py spr
- class: register # ./generate_mov_entries.py spr
name: xmm # ./generate_mov_entries.py spr
latency: 3 # ./generate_mov_entries.py spr
port_pressure: [[1, '5']] # ./generate_mov_entries.py spr
throughput: 1.0 # ./generate_mov_entries.py spr
uops: 1 # ./generate_mov_entries.py spr
- name: vmovq # ./generate_mov_entries.py spr
operands: # ./generate_mov_entries.py spr
- class: register # ./generate_mov_entries.py spr
Expand Down
24 changes: 24 additions & 0 deletions osaca/data/v2.yml
Original file line number Diff line number Diff line change
Expand Up @@ -2791,6 +2791,19 @@ instruction_forms:
throughput: 0.5
latency: 1.0 # 1*p67
port_pressure: [[1, '67']]
- name: [sxtl, sxtl2]
operands:
- class: register
prefix: v
shape: d
width: '*'
- class: register
prefix: v
shape: s
width: '*'
throughput: 0.5
latency: 2.0 # 1*p67
port_pressure: [[1, '67']]
- name: [ubfiz, ubfm, ubfx]
operands:
- class: register
Expand Down Expand Up @@ -4647,6 +4660,17 @@ instruction_forms:
throughput: 0.25
latency: 2.0 # 2*p89,10,11
port_pressure: [[1, ['8','9','10','11']]]
- name: [scvtf, ucvtf]
operands:
- class: register
prefix: v
shape: "*"
- class: register
prefix: v
shape: "*"
throughput: 0.5
latency: 3.0
port_pressure: [[1, ['8','10']]]
- name: [scvtf, ucvtf]
operands:
- class: register
Expand Down
50 changes: 50 additions & 0 deletions osaca/data/zen4.yml
Original file line number Diff line number Diff line change
Expand Up @@ -5185,6 +5185,56 @@ instruction_forms:
port_pressure: [[1, ['9','10','11','12']]]
throughput: 0.25
uops: 1
- name: VPBROADCASTQ
operands:
- class: register
name: gpr
- class: register
name: xmm
latency: 6
port_pressure: [[1, ['10']]] #uops.info
throughput: 1.0
uops: 1
- name: VPBROADCASTQ
operands:
- class: register
name: gpr
- class: register
name: ymm
latency: 6
port_pressure: [[1, ['10']]] #uops.info
throughput: 1.0
uops: 1
- name: VPBROADCASTQ
operands:
- class: register
name: gpr
- class: register
name: zmm
latency: 6
port_pressure: [[2, ['10', '11']]] #uops.info
throughput: 1.0
uops: 1
- name: VPBROADCASTD
operands:
- class: register
name: gpr
- class: register
name: xmm
latency: 6
port_pressure: [[2, ['10', '11']]] #uops.info
throughput: 1.0
uops: 2
- name: VPBROADCASTD
operands:
- class: register
name: gpr
- class: register
name: ymm
latency: 6
port_pressure: [[2, ['10', '11']]] #uops.info
throughput: 1.0
uops: 2
- name: VPBROADCASTD
operands:
- class: register
Expand Down

0 comments on commit 41d62c1

Please sign in to comment.