doc: rephrase starting paragraphs for the Nextpnr and VPR flow docume…

…ntation
FPGA-Research · Jul 16, 2024 · 46694a9 · 46694a9
1 parent 58041ee
commit 46694a9
Show file tree

Hide file tree

Showing 2 changed files with 11 additions and 8 deletions.
diff --git a/docs/source/FPGA-to-bitstream/Nextpnr compilation.rst b/docs/source/FPGA-to-bitstream/Nextpnr compilation.rst
@@ -1,7 +1,8 @@
 Nextpnr compilation
 ===================
 
-Compile JSON to FASM by nextpnr ← bels.txt + pips.txt
+Nextpnr can compile a JSON description of a circuit to FASM [#]_ using the
+architectural description in bels.txt and pips.txt
 
 Our nextpnr implementation uses nextpnr-generic for place and route. 
 
@@ -144,7 +145,8 @@ The following example is a 16-bit counter output to Block_RAM, and then Block_RA
 
         endmodule
 
+Footnotes
+---------
 
-
-
-
+.. [#] The FPGA Assembly format, describing a concrete list of features on a
+   specific FPGA fabric to be enabled
diff --git a/docs/source/FPGA-to-bitstream/VPR compilation.rst b/docs/source/FPGA-to-bitstream/VPR compilation.rst
@@ -1,10 +1,11 @@
 VPR compilation
 ===============
 
-Compile BLIF to FASM by VPR ← architecture.xml + routing_resources.xml
-
-
-VPR (Versatile Place and Route) is a place and route tool from the VTR project that can be used to program a fabric generated by FABulous, using either Yosys or ODIN II for the logic synthesis. The VTR genfasm tool can then be used to generate an FPGA Assembly (FASM) file from which the bitstream can be generated.
+VPR (Versatile Place and Route) is a place and route tool from the VTR project
+that can be used to program a fabric generated by FABulous, using either Yosys
+or ODIN II for the logic synthesis. The VTR genfasm tool can then be used to
+generate an FPGA Assembly (FASM) file from a Berkeley Logic Interchange Format
+(BLIF) file. The bitstream can then be generated from the FASM file.
 
 To generate the necessary materials to program using VPR, run ``$FAB_ROOT/fabric_generator/fabric_gen.py`` with the -genVPRModel flag. In the ``$FAB_ROOT/fabric_generator/vproutput`` directory, two files will be created - ``architecture.xml`` and ``routing_resources.xml``.