This repo contains gateware/firmware that was developed for FPGA readout at ASU. VHDL is predominantly used for the synthesizable RTL and testbenches (using GHDL).
Working repository for gateware/fpga-firmware developed at ASU!
-
Notifications
You must be signed in to change notification settings - Fork 1
ASU-Astronomical-Instrumentation/gateware
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
gateware for the rfsoc
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published