Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 102 Bytes

File metadata and controls

2 lines (2 loc) · 102 Bytes

Seven_Segment_Counter_Xilinx_Verilog_FPGA Counts 0-9 using 7 Segment #Xilinx Spartan 3 FPGA (XC3S200)