Skip to content
You must be logged in to sponsor JN513

Become a sponsor to Julio Avelar

@JN513

Julio Avelar

JN513
Campinas, São Paulo, Brasil

About Me

Hello, my name is Julio Nunes Avelar. I'm Brazilian and have been a maker since birth. I hold a degree in Information Technology and am currently pursuing a degree in Computer Engineering at UNICAMP.

I'm a big hardware enthusiast and love developing new things. I'm part of the embedded systems study and development group at UNICAMP (Embarcações). In my spare time, I maintain a technology blog called Bzóide, contribute to open-source projects, and work on various random projects, many of which are openly available on my Github.

Current Work

I am currently conducting scientific research in the field of architecture with RISC-V processor validation. In parallel, I am developing the RISC-V processor family Risco 5, which are educational and fully open-source processors. In addition to these projects, I am the creator and lead maintainer of the Colubris project, an open-source, low-power weather station board.

Why Support Me

Developing open-source projects takes time and resources, especially hardware projects, which require purchasing supplies and tools such as components and FPGAs. Without external resources, maintaining some projects becomes almost impossible, especially as a university student with limited income from scholarships. With your support, it becomes possible to maintain constant development of various projects and dedicate more time to them.

Featured work

  1. JN513/Risco-5

    Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.

    Verilog 16
  2. JN513/youtube_downloader

    Programa para download de videos e musicas do youtube, feito em Python e PyQt5

    Python 7
  3. JN513/Ana

    Assistente feita em Python utilizando Speech_recognition, e APIs do Google

    Python 5
  4. LSC-Unicamp/processor-ci

    CI/CD for RISC-V Cores

    Verilog 6
  5. LSC-Unicamp/processor-ci-controller

    Controller module for RISC-V core CI/CD

    Verilog 9
  6. Assembly 3

Select a tier

$ a month

Choose a custom amount.