Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ESP32-S3の実装 #5

Open
9 of 10 tasks
sotarokashiuchi opened this issue Sep 24, 2024 · 3 comments
Open
9 of 10 tasks

ESP32-S3の実装 #5

sotarokashiuchi opened this issue Sep 24, 2024 · 3 comments

Comments

@sotarokashiuchi
Copy link
Owner Author

1.ESP32-S3 Series Comparison

image

@sotarokashiuchi
Copy link
Owner Author

2.Pin

  • 茶色やオレンジ色で示されているピンは別の用途でデフォルトで使われているので、できるだけ使わないようにする
  • 使う場合は慎重にする必要があるみたい

IO pins

  • IO MUX
    • IO MUXのとはGPIOピンに特定の機能を持ったピンを割り当てること
    • 以下のような機能を持ったピンがある
    • 各ピンはF0-F4に書かれた機能を割り当てることが可能(太字はデフォルト)
      image
      image
Pin Function Signal Description
U…TXD Transmit data UART0/1 interface
U…RXD Receive data
U…RTS Request to send
U…CTS Clear to send
MTCK Test clock JTAG interface for debugging
MTDO Test Data Out
MTDI Test Data In
MTMS Test Mode Select
SPIQ Data out SPI0/1 interface (powered by VDD_SPI) for connection to in-package or off-package flash/PSRAM via the SPI bus. It supports 1-, 2-, 4-line SPI modes.
SPID Data in
SPIHD Hold
SPIWP Write protect
SPICLK Clock
SPICS… Chip select
SPIIO… Data SPI0/1 interface (powered by VDD_SPI or VDD3P3_CPU) for the higher 4 bits data line interface and DQS interface in 8-line SPI mode
SPIDQS Data strobe/data mask
SPICLK_N_DIFF Negative clock signal Differential clock negative/positive for the SPI bus
SPICLK_P_DIFF Positive clock signal
SUBSPIQ Data out SPI0/1 interface (powered by VDD3P3_RTC or VDD3V3_CPU) for connection to in-package or off-package flash/PSRAM via the SUBSPI bus. It supports 1-, 2-, 4-line SPI modes
SUBSPID Data in
SUBSPIHD Hold
SUBSPIWP Write protect
SUBSPICLK Clock
SUBSPICS… Chip select
SUBSPICLK_N_DIFF Negative clock signal Differential clock negative/positive for the SUBSPI bus
SUBSPICLK_P_DIFF Positive clock signal
FSPIQ Data out SPI2 interface for fast SPI connection. It supports 1-, 2-, 4-line SPI modes
FSPID Data in
FSPIHD Hold
FSPIWP Write protect
FSPICLK Clock
FSPICS0 Chip select
FSPIIO… Data The higher 4 bits data line interface and DQS interface for SPI2 interface
FSPIDQS Data strobe/data mask in 8-line SPI mode
CLK_OUT… Clock output Output clock signals generated by the chip’s internal components
  • RTC
    • RTC IOはRTCを割り当てられるピン
    • IO MUXはディープスリープ時には動作しないのでRTCの機能を使う

image

Analog pins

  • アナログピンはアナログ周辺機器に使用できる
  • 以下がルーティングできる対応表
    image

Power pins

image
image

@sotarokashiuchi
Copy link
Owner Author

3.Boot Configurations

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant