forked from ColinIanKing/stress-ng
-
Notifications
You must be signed in to change notification settings - Fork 0
/
core-cpu.c
483 lines (417 loc) · 14.6 KB
/
core-cpu.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
/*
* Copyright (C) 2014-2020 Canonical, Ltd.
* Copyright (C) 2021-2023 Colin Ian King.
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* as published by the Free Software Foundation; either version 2
* of the License, or (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*
*/
#include "stress-ng.h"
#include "core-arch.h"
#include "core-asm-x86.h"
#include "core-cpu.h"
/* Name + dest reg */ /* Input -> Output */
#define CPUID_sse3_ECX (1U << 0) /* EAX=0x1 -> ECX */
#define CPUID_pclmulqdq_ECX (1U << 1) /* EAX=0x1 -> ECX */
#define CPUID_dtes64_ECX (1U << 2) /* EAX=0x1 -> ECX */
#define CPUID_monitor_EC (1U << 3) /* EAX=0x1 -> ECX */
#define CPUID_ds_cpl_ECX (1U << 4) /* EAX=0x1 -> ECX */
#define CPUID_vmx_ECX (1U << 5) /* EAX=0x1 -> ECX */
#define CPUID_smx_ECX (1U << 6) /* EAX=0x1 -> ECX */
#define CPUID_est_ECX (1U << 7) /* EAX=0x1 -> ECX */
#define CPUID_tm2_ECX (1U << 8) /* EAX=0x1 -> ECX */
#define CPUID_ssse3_ECX (1U << 9) /* EAX=0x1 -> ECX */
#define CPUID_cnxt_id_ECX (1U << 10) /* EAX=0x1 -> ECX */
#define CPUID_sdbg_ECX (1U << 11) /* EAX=0x1 -> ECX */
#define CPUID_fma_ECX (1U << 12) /* EAX=0x1 -> ECX */
#define CPUID_cx16_ECX (1U << 13) /* EAX=0x1 -> ECX */
#define CPUID_xtpr_ECX (1U << 14) /* EAX=0x1 -> ECX */
#define CPUID_pdcm_ECX (1U << 15) /* EAX=0x1 -> ECX */
#define CPUID_pcid_ECX (1U << 17) /* EAX=0x1 -> ECX */
#define CPUID_dca_ECX (1U << 18) /* EAX=0x1 -> ECX */
#define CPUID_sse4_1_ECX (1U << 19) /* EAX=0x1 -> ECX */
#define CPUID_sse4_2_ECX (1U << 20) /* EAX=0x1 -> ECX */
#define CPUID_x2apic_ECX (1U << 21) /* EAX=0x1 -> ECX */
#define CPUID_movbe_ECX (1U << 22) /* EAX=0x1 -> ECX */
#define CPUID_popcnt_ECX (1U << 23) /* EAX=0x1 -> ECX */
#define CPUID_tsc_deadline_ECX (1U << 24) /* EAX=0x1 -> ECX */
#define CPUID_aes_ECX (1U << 25) /* EAX=0x1 -> ECX */
#define CPUID_xsave_ECX (1U << 26) /* EAX=0x1 -> ECX */
#define CPUID_osxsave_ECX (1U << 27) /* EAX=0x1 -> ECX */
#define CPUID_avx_ECX (1U << 28) /* EAX=0x1 -> ECX */
#define CPUID_f16c_ECX (1U << 29) /* EAX=0x1 -> ECX */
#define CPUID_rdrnd_ECX (1U << 30) /* EAX=0x1 -> ECX */
#define CPUID_hypervisor_ECX (1U << 26) /* EAX=0x1 -> ECX */
#define CPUID_fpu_EDX (1U << 0) /* EAX=0x1 -> EDX */
#define CPUID_vme_EDX (1U << 1) /* EAX=0x1 -> EDX */
#define CPUID_de_EDX (1U << 2) /* EAX=0x1 -> EDX */
#define CPUID_pse_EDX (1U << 3) /* EAX=0x1 -> EDX */
#define CPUID_tsc_EDX (1U << 4) /* EAX=0x1 -> EDX */
#define CPUID_msr_EDX (1U << 5) /* EAX=0x1 -> EDX */
#define CPUID_pae_EDX (1U << 6) /* EAX=0x1 -> EDX */
#define CPUID_mce_EDX (1U << 7) /* EAX=0x1 -> EDX */
#define CPUID_cx8_EDX (1U << 8) /* EAX=0x1 -> EDX */
#define CPUID_apic_EDX (1U << 9) /* EAX=0x1 -> EDX */
#define CPUID_sep_EDX (1U << 11) /* EAX=0x1 -> EDX */
#define CPUID_mtrr_EDX (1U << 12) /* EAX=0x1 -> EDX */
#define CPUID_pge_EDX (1U << 13) /* EAX=0x1 -> EDX */
#define CPUID_mca_EDX (1U << 14) /* EAX=0x1 -> EDX */
#define CPUID_cmov_EDX (1U << 15) /* EAX=0x1 -> EDX */
#define CPUID_pat_EDX (1U << 16) /* EAX=0x1 -> EDX */
#define CPUID_pse_36_EDX (1U << 17) /* EAX=0x1 -> EDX */
#define CPUID_psn_EDX (1U << 18) /* EAX=0x1 -> EDX */
#define CPUID_clfsh_EDX (1U << 19) /* EAX=0x1 -> EDX */
#define CPUID_ds_EDX (1U << 21) /* EAX=0x1 -> EDX */
#define CPUID_acpi_EDX (1U << 22) /* EAX=0x1 -> EDX */
#define CPUID_mmx_EDX (1U << 23) /* EAX=0x1 -> EDX */
#define CPUID_fxsr_EDX (1U << 24) /* EAX=0x1 -> EDX */
#define CPUID_sse_EDX (1U << 25) /* EAX=0x1 -> EDX */
#define CPUID_sse2_EDX (1U << 26) /* EAX=0x1 -> EDX */
#define CPUID_ss_EDX (1U << 27) /* EAX=0x1 -> EDX */
#define CPUID_htt_EDX (1U << 28) /* EAX=0x1 -> EDX */
#define CPUID_tm_EDX (1U << 29) /* EAX=0x1 -> EDX */
#define CPUID_ia64_EDX (1U << 30) /* EAX=0x1 -> EDX */
#define CPUID_pbe_EDX (1U << 31) /* EAX=0x1 -> EDX */
#define CPUID_fsgsbase_EBX (1U << 0) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_sgx_EBX (1U << 2) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_bmi1_EBX (1U << 3) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_hle_EBX (1U << 4) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx2_EBX (1U << 5) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_smep_EBX (1U << 7) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_bmi2_EBX (1U << 8) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_erms_EBX (1U << 9) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_invpcid_EBX (1U << 10) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_rtm_EBX (1U << 11) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_pqm_EBX (1U << 12) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_mpx_EBX (1U << 14) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_pqe_EBX (1U << 15) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_f_EBX (1U << 16) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_dq_EBX (1U << 17) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_rdseed_EBX (1U << 18) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_adx_EBX (1U << 19) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_smap_EBX (1U << 20) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_ifma_EBX (1U << 21) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_pcommit_EBX (1U << 22) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_clflushopt_EBX (1U << 23) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_clwb_EBX (1U << 24) /* EAX=0x7, ECX=0x0 -> EBX */
#define CPUID_intel_pt_EBX (1U << 25) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_pf_EBX (1U << 26) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_er_EBX (1U << 27) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_cd_EBX (1U << 28) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_sha_EBX (1U << 29) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_bw_EBX (1U << 30) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_avx512_vl_EBX (1U << 31) /* EAX=0x7, EXC=0x0 -> EBX */
#define CPUID_prefetchwt1_ECX (1U << 0) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_avx512_vbmi_ECX (1U << 1) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_umip_ECX (1U << 2) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_pku_ECX (1U << 3) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_ospke_ECX (1U << 4) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_waitpkg_ECX (1U << 5) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_avx512_vbmi2_ECX (1U << 6) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_cet_ss_ECX (1U << 7) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_gfni_ECX (1U << 8) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_vaes_ECX (1U << 9) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_vclmulqdq_ECX (1U << 10) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_avx512_vnni_ECX (1U << 11) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_avx512_bitalg_ECX (1U << 12) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_tme_en_ECX (1U << 13) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_avx512_vpopcntdq_ECX (1U << 14) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_rdpid_ECX (1U << 22) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_kl_ECX (1U << 23) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_cldemote_ECX (1U << 25) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_movdiri_ECX (1U << 27) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_movdir64b_ECX (1U << 28) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_enqcmd_ECX (1U << 29) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_sgx_lc_ECX (1U << 30) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_pks_ECX (1U << 31) /* EAX=0x7, ECX=0x0, -> ECX */
#define CPUID_avx512_4vnniw_EDX (1U << 2) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_avx512_4fmaps_EDX (1U << 3) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_fsrm_EDX (1U << 4) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_avx512_vp2intersect_EDX (1U << 8) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_srbds_ctrl_edx (1U << 9) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_md_clear_EDX (1U << 10) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_tsx_force_abort_EDX (1U << 13) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_serialize_EDX (1U << 14) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_hybrid_EDX (1U << 15) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_tsxldtrk_EDX (1U << 16) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_pconfig_EDX (1U << 18) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_lbr_EDX (1U << 19) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_cet_ibt_EDX (1U << 20) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_amx_bf16_EDX (1U << 22) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_avx512_fp16_EDX (1U << 23) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_amx_tile_EDX (1U << 24) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_amx_int8_EDX (1U << 25) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_ibrs_ibpb_EDX (1U << 26) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_stip_EDX (1U << 27) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_l1d_flush_EDX (1U << 28) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_ia32_arch_cap_EDX (1U << 29) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_ia32_core_cap_EDX (1U << 30) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_ssbd_EDX (1U << 31) /* EAX=0x7, ECX=0x0, -> EDX */
#define CPUID_syscall_EDX (1U << 11) /* EAX=0x80000001 -> EDX */
/*
* stress_cpu_is_x86()
* Intel x86 test
*/
bool stress_cpu_is_x86(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0, ebx = 0, ecx = 0, edx = 0;
/* Intel CPU? */
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
if ((memcmp(&ebx, "Genu", 4) == 0) &&
(memcmp(&edx, "ineI", 4) == 0) &&
(memcmp(&ecx, "ntel", 4) == 0))
return true;
else
return false;
#else
return false;
#endif
}
/*
* stress_cpu_x86_extended_features
* cpuid EAX=7, ECX=0: Extended Features
*/
#if defined(STRESS_ARCH_X86)
#define stress_cpu_x86_extended_features(ebx, ecx, edx) \
{ \
uint32_t eax = 7; \
\
stress_asm_x86_cpuid(eax, ebx, ecx, edx); \
}
#endif
/*
* stress_cpu_x86_has_clflushopt()
* does x86 cpu support clflushopt?
*/
bool stress_cpu_x86_has_clflushopt(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_cpu_x86_extended_features(ebx, ecx, edx);
return !!(ebx & CPUID_clflushopt_EBX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_clwb()
* does x86 cpu support clwb?
*/
bool stress_cpu_x86_has_clwb(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_cpu_x86_extended_features(ebx, ecx, edx);
return !!(ebx & CPUID_clwb_EBX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_cldemote()
* does x86 cpu support cldemote?
*/
bool stress_cpu_x86_has_cldemote(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_cpu_x86_extended_features(ebx, ecx, edx);
return !!(ecx & CPUID_cldemote_ECX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_waitpkg()
* does x86 cpu support waitpkg?
*/
bool stress_cpu_x86_has_waitpkg(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_cpu_x86_extended_features(ebx, ecx, edx);
return !!(ecx & CPUID_waitpkg_ECX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_rdseed()
* does x86 cpu support rdseed?
*/
bool stress_cpu_x86_has_rdseed(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_cpu_x86_extended_features(ebx, ecx, edx);
return !!(ebx & CPUID_rdseed_EBX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_syscall()
* does x86 cpu support syscall?
*/
bool stress_cpu_x86_has_syscall(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x80000001, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_syscall_EDX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_rdrand()
* does x86 cpu support rdrand?
*/
bool stress_cpu_x86_has_rdrand(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x1, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(ecx & CPUID_rdrnd_ECX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_tsc()
* does x86 cpu support tsc?
*/
bool stress_cpu_x86_has_tsc(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x1, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_tsc_EDX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_msr()
* does x86 cpu support MSRs?
*/
bool stress_cpu_x86_has_msr(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x1, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_msr_EDX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_clfsh()
* does x86 cpu support clflush?
*/
bool stress_cpu_x86_has_clfsh(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x1, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_clfsh_EDX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_mmx()
* does x86 cpu support mmx?
*/
bool stress_cpu_x86_has_mmx(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x1, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_mmx_EDX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_sse()
* does x86 cpu support sse?
*/
bool stress_cpu_x86_has_sse(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x1, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_sse_EDX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_sse2()
* does x86 cpu support sse?
*/
bool stress_cpu_x86_has_sse2(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x1, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_sse2_EDX);
#else
return false;
#endif
}
/*
* stress_cpu_x86_has_serialize()
* does x86 cpu support serialize opcode?
*/
bool stress_cpu_x86_has_serialize(void)
{
#if defined(STRESS_ARCH_X86)
uint32_t eax = 0x7, ebx = 0, ecx = 0, edx = 0;
if (!stress_cpu_is_x86())
return false;
stress_asm_x86_cpuid(eax, ebx, ecx, edx);
return !!(edx & CPUID_serialize_EDX);
#else
return false;
#endif
}